Design, Modeling, Verification, and Analysis of Cyber-Physical Systems

A special issue of Mathematics (ISSN 2227-7390). This special issue belongs to the section "Mathematics and Computer Science".

Deadline for manuscript submissions: closed (30 November 2020) | Viewed by 14327

Special Issue Editors


E-Mail Website
Guest Editor
Institute of Electrical Engineering, University of Zielona Góra, Zielona Gora, Poland
Interests: cyber-physical systems; Petri nets; discrete-event systems; programmable devices; field programmable gate arrays (FPGAs); partial reconfiguration of FPGAs; hardware description languages (Verilog, VHDL); cryptography and cryptology (prime numbers, RSA-numbers, factorization, development of algorithms, OTP-based ciphers)
Special Issues, Collections and Topics in MDPI journals

E-Mail Website
Guest Editor
Faculty of Automatic Control, Electronics and Computer Science, Silesian University of Technology, 44-100 Gliwice, Poland
Interests: programmable devices and systems logic synthesis; technology-dependent partitioning; technology mapping dedicated to a wide range of programmable logic devices (FPGA, pSoC); cyber-physical systems; globally asynchronous locally synchronous digital circuits; hardware description languages (Verilog, VHDL); low power implementation of digital circuits; posturography in postural control diagnostics; motor functions rehabilitation
Special Issues, Collections and Topics in MDPI journals

Special Issue Information

Dear Colleagues,

Recently, the increasing synergy between computation techniques and physical mechanisms can be observed. It results in a rapid development of cyber-physical systems (CPS), which integrates computation and communication aspects together with control and monitoring techniques. These systems can be found in almost all areas of human life (such as healthcare, smart grids, robotics, military, aerospace, transportation and mobility). Therefore, the designing methodology of CPS is especially important. Such systems ought to be properly modeled, carefully analyzed, and verified.  

This Special Issue is focused on the design, modeling, verification, and analysis of CPS. Topics of interest include but are not limited to:

Design and modeling techniques of cyber-physical systems:

  • Design techniques of CPS, including design methods and algorithms;
  • Aspects related to the control-part in the designing of CPS;
  • Model-based development of CPS, including UML, SysML, etc.;
  • Modeling dynamic behaviors of CPS;
  • Concurrency models of CPS, including Petri net-based specification;
  • Sequential modeling, including finite-state machines;
  • Distributed and networked control of CPS;
  • Fast, reliable and energy efficient digital communication techniques for CPS, enabled by modern error correction coding (ECC);
  • Implementation techniques of integrated systems, including static and dynamic partial reconfiguration of CPS;
  • Implementation methods of distributed CPS;
  • Hardware platforms including microcontrollers, SoCs, and FPGAs.

Analysis and verification of cyber-physical systems:

  • Analysis and verification methods of CPS, including optimization algorithms;
  • Verification and validation techniques, including formal verification methods;
  • Simulation techniques of CPS;
  • Analysis of concurrency and sequentiality relations in CPS;
  • Optimization techniques;
  • Security aspects of CPS, including cryptographic techniques and algorithms

 

Prof. Dr. Remigiusz Wiśniewski
Prof. Dr. Dariusz Kania
Guest Editors

Manuscript Submission Information

Manuscripts should be submitted online at www.mdpi.com by registering and logging in to this website. Once you are registered, click here to go to the submission form. Manuscripts can be submitted until the deadline. All submissions that pass pre-check are peer-reviewed. Accepted papers will be published continuously in the journal (as soon as accepted) and will be listed together on the special issue website. Research articles, review articles as well as short communications are invited. For planned papers, a title and short abstract (about 100 words) can be sent to the Editorial Office for announcement on this website.

Submitted manuscripts should not have been published previously, nor be under consideration for publication elsewhere (except conference proceedings papers). All manuscripts are thoroughly refereed through a single-blind peer-review process. A guide for authors and other relevant information for submission of manuscripts is available on the Instructions for Authors page. Mathematics is an international peer-reviewed open access semimonthly journal published by MDPI.

Please visit the Instructions for Authors page before submitting a manuscript. The Article Processing Charge (APC) for publication in this open access journal is 2600 CHF (Swiss Francs). Submitted papers should be well formatted and use good English. Authors may use MDPI's English editing service prior to publication or during author revisions.

Keywords

  • Cyber-physical systems (CPS), control systems
  • Methods and optimization algorithms
  • Design, modeling, verification, and analysis of cyber-physical systems
  • Design, modeling, verification, and analysis control systems
  • Cryptography (security aspects in cyber-physical systems and control systems)
  • Coding (reliability of communications in CPS).

Published Papers (5 papers)

Order results
Result details
Select all
Export citation of selected articles as:

Research

13 pages, 837 KiB  
Article
Cooperative and Non-Cooperative Frameworks with Utility Function Design for Intermediate Deadline Assignment in Real-Time Distributed Systems
by Jinkyu Lee
Mathematics 2020, 8(9), 1579; https://doi.org/10.3390/math8091579 - 13 Sep 2020
Viewed by 1411
Abstract
In real-time distributed systems, it is important to provide offline guarantee for an upper-bound of each real-time task’s end-to-end delay, which has been achieved by assigning proper intermediate deadlines of individual real-time tasks at each node. Although existing studies have succeeded to utilize [...] Read more.
In real-time distributed systems, it is important to provide offline guarantee for an upper-bound of each real-time task’s end-to-end delay, which has been achieved by assigning proper intermediate deadlines of individual real-time tasks at each node. Although existing studies have succeeded to utilize mathematical theories of distributed computation/control for intermediate deadline assignment, they have assumed that every task operates in a cooperative manner, which does not always hold for real-worlds. In addition, existing studies have not addressed how to exploit a trade-off between end-to-end delay fairness among real-time tasks and performance for minimizing aggregate end-to-end delays. In this paper, we recapitulate an existing cooperative distributed framework, and propose a non-cooperate distributed framework that can operate even with selfish tasks, each of which is only interested in minimizing its own end-to-end delay regardless of achieving the system goal. We then propose how to design utility functions that allow the real-time distributed system to exploit the trade-off. Finally, we demonstrate the validity of the cooperative and non-cooperative frameworks along with the designed utility functions, via simulations. Full article
Show Figures

Figure 1

20 pages, 1243 KiB  
Article
Verification of Cyberphysical Systems
by Marjan Sirjani, Edward A. Lee and Ehsan Khamespanah
Mathematics 2020, 8(7), 1068; https://doi.org/10.3390/math8071068 - 02 Jul 2020
Cited by 17 | Viewed by 4122
Abstract
The value of verification of cyberphysical systems depends on the relationship between the state of the software and the state of the physical system. This relationship can be complex because of the real-time nature and different timelines of the physical plant, the sensors [...] Read more.
The value of verification of cyberphysical systems depends on the relationship between the state of the software and the state of the physical system. This relationship can be complex because of the real-time nature and different timelines of the physical plant, the sensors and actuators, and the software that is almost always concurrent and distributed. In this paper, we study different ways to construct a transition system model for the distributed and concurrent software components of a CPS. The purpose of the transition system model is to enable model checking, an established and widely used verification technique. We describe a logical-time-based transition system model, which is commonly used for verifying programs written in synchronous languages, and derive the conditions under which such a model faithfully reflects physical states. When these conditions are not met (a common situation), a finer-grained event-based transition system model may be required. We propose an approach for formal verification of cyberphysical systems using Lingua Franca, a language designed for programming cyberphysical systems, and Rebeca, an actor-based language designed for model checking distributed event-driven systems. We focus on the cyber part and model a faithful interface to the physical part. Our method relies on the assumption that the alignment of different timelines during the execution of the system is the responsibility of the underlying platforms. We make those assumptions explicit and clear. Full article
Show Figures

Figure 1

15 pages, 853 KiB  
Article
FPGA-Oriented LDPC Decoder for Cyber-Physical Systems
by Mateusz Kuc, Wojciech Sułek and Dariusz Kania
Mathematics 2020, 8(5), 723; https://doi.org/10.3390/math8050723 - 04 May 2020
Cited by 6 | Viewed by 3284
Abstract
A potentially useful Cyber-Physical Systems element is a modern forward error correction (FEC) coding system, utilizing a code selected from the broad class of Low-Density Parity-Check (LDPC) codes. In this paper, development of a hardware implementation in an FPGAs of the decoder for [...] Read more.
A potentially useful Cyber-Physical Systems element is a modern forward error correction (FEC) coding system, utilizing a code selected from the broad class of Low-Density Parity-Check (LDPC) codes. In this paper, development of a hardware implementation in an FPGAs of the decoder for Quasi-Cyclic (QC-LDPC) subclass of codes is presented. The decoder can be configured to support the typical decoding algorithms: Min-Sum or Normalized Min-Sum (NMS). A novel method of normalization in the NMS algorithm is proposed, one that utilizes combinational logic instead of arithmetic units. A comparison of decoders with different bit-lengths of data (beliefs that are messages propagated between computing units) is also provided. The presented decoder has been implemented with a distributed control system. Experimental studies were conducted using the Intel Cyclone V FPGA module, which is a part of the developed testing environment for LDPC coding systems. Full article
Show Figures

Figure 1

17 pages, 4090 KiB  
Article
Graph of Outputs in the Process of Synthesis Directed at CPLDs
by Marcin Kubica and Dariusz Kania
Mathematics 2019, 7(12), 1171; https://doi.org/10.3390/math7121171 - 03 Dec 2019
Cited by 3 | Viewed by 1813
Abstract
The paper focuses on the methodology of designing a cyber physical systems (CPS) physical layer using programmable devices. The CPS physical layer can be implemented in programmable devices, which leads to a reduction in their costs and increases their versatility. One of the [...] Read more.
The paper focuses on the methodology of designing a cyber physical systems (CPS) physical layer using programmable devices. The CPS physical layer can be implemented in programmable devices, which leads to a reduction in their costs and increases their versatility. One of the groups of programmable devices are complex programmable logic devices (CPLDs), which are great for energy-saving, low-cost implementations but requiring flexibility. It becomes necessary to develop mathematical CPS design methods focused on CPLD. This paper presents an original technology mapping method for digital circuits in programmable array logic (PAL)-based CPLDs. The idea is associated with the process of multilevel optimization of circuits dedicated to minimization of the area of a final solution. In the technology mapping process, the method of a multioutput function was used in the graph of outputs form. This method is well known from previous papers and proposes optimization of a basic form of the graph of outputs to enable better use of the resources of a programmable structure. The possibilities for the graph of outputs were expanded in the form of sequential circuits. This work presents a new form of a graph that describes the process of mapping and is known as the graph of excitations and outputs. This graph enables effective technology mapping of sequential circuits. The paper presents a series of experiments that prove the efficiency of the proposed methods for technology mapping. Experiments were conducted for various sizes of PAL-based logic blocks and commercially available CPLDs. The presented results indicate the possibility of more effective implementation of the CPS physical layer. Full article
Show Figures

Figure 1

24 pages, 2954 KiB  
Article
Design and Verification of Cyber-Physical Systems Specified by Petri Nets—A Case Study of a Direct Matrix Converter
by Remigiusz Wisniewski, Grzegorz Bazydło, Paweł Szcześniak, Iwona Grobelna and Marcin Wojnakowski
Mathematics 2019, 7(9), 812; https://doi.org/10.3390/math7090812 - 02 Sep 2019
Cited by 13 | Viewed by 3018
Abstract
The paper proposes a novel design technique of cyber-physical systems (CPSs). The system is specified by a Petri net, and further modelled in a hardware description language (HDL) towards final implementation in a programmable device. Contrary to the traditional design methods, the proposed [...] Read more.
The paper proposes a novel design technique of cyber-physical systems (CPSs). The system is specified by a Petri net, and further modelled in a hardware description language (HDL) towards final implementation in a programmable device. Contrary to the traditional design methods, the proposed solution is highly focused on the verification aspects. The system is checked three times before the final implementation in hardware. Initially, the Petri-net based specification is formally verified by the application of the model-checking technique. Secondly, software verification of the modelled system is performed. Finally, the hardware verification of the already implemented system is executed. The proposed method is explained by an example of a direct matrix converter (MC) with transistor commutation and space vector modulation (SVM). The main benefits, as well as the limitations, of the proposed solution are discussed and analysed. Full article
Show Figures

Figure 1

Back to TopTop