materials-logo

Journal Browser

Journal Browser

Advanced Field Effect Transistors: Design, Fabrication and Applications

A special issue of Materials (ISSN 1996-1944). This special issue belongs to the section "Electronic Materials".

Deadline for manuscript submissions: closed (20 March 2022) | Viewed by 11149

Special Issue Editor


E-Mail Website1 Website2
Guest Editor
Łukasiewicz Research Network - Institute of Microelectronics and Photonics Al. Lotników 32/46, 02-668 Warsaw, Poland
Interests: MOS technology; semiconductor devices; TCAD simulation, compact modeling; spice simulation; electrical measurements; parameter extraction

Special Issue Information

Dear Colleagues,

Planar MOS Field Effect Transistors (MOSFETs) were invented by Atalla and Kahng in 1959. After a decade, the MOSFETs entered mass production, as basic building blocks of P-, N-, and CMOS integrated circuits (ICs). Until the end of the twentieth century, MOSFET performance was largely improved by the implementation of so-called scaling rules. An exponential growth in the time of the transistor number per chip (observation formulated as Moore law) was achieved. This, together with advantageous characteristics and a nice feature of the planar MOSFETs allowing one to design the ICs by defining a width/length ratio, led to the great success of the CMOS technology on Si and SOI substrates.

However, starting from the 90 nm node, it has been observed that the standard scaling does not sufficiently translate into MOSFET performance improvement. Moreover, some device characteristics become degraded, e.g. gate leakage, channel leakage, variability and reliability. This has led to the development of preventative measures (e.g. high-k dielectrics) or performance boosters (e.g. channel strain engineering and channel materials). Furthermore, 2D and 3D multi-gate FETs were introduced to improve gate control over the channel and increase the channel aspect ratio. Multi-gate FETs are the only option for the 5nm node, which is expected soon, whereas they will have to be replaced by surrounding gate FETs for the 3nm node. For the past few years, the attention of researchers has been attracted by steep-subthreshold slope devices, enabling the reduction of supply voltage. A need for devices for quantum computing has appeared. FETs and HEMTs, for very high frequency applications, GaN, SiC and FETs for high voltage, high power, high temperature applications, and many other FET types, are in use or under development as a micro- and nanoelectronics reply to electronics needs in different domains.

There are many issues regarding the design, fabrication and applications of advanced field effect transistors. It is my pleasure to invite you to share your expertise in this Special Issue. Full papers, communications and reviews are all welcome.

Dr. Daniel Tomaszewski
Guest Editor

Manuscript Submission Information

Manuscripts should be submitted online at www.mdpi.com by registering and logging in to this website. Once you are registered, click here to go to the submission form. Manuscripts can be submitted until the deadline. All submissions that pass pre-check are peer-reviewed. Accepted papers will be published continuously in the journal (as soon as accepted) and will be listed together on the special issue website. Research articles, review articles as well as short communications are invited. For planned papers, a title and short abstract (about 100 words) can be sent to the Editorial Office for announcement on this website.

Submitted manuscripts should not have been published previously, nor be under consideration for publication elsewhere (except conference proceedings papers). All manuscripts are thoroughly refereed through a single-blind peer-review process. A guide for authors and other relevant information for submission of manuscripts is available on the Instructions for Authors page. Materials is an international peer-reviewed open access semimonthly journal published by MDPI.

Please visit the Instructions for Authors page before submitting a manuscript. The Article Processing Charge (APC) for publication in this open access journal is 2600 CHF (Swiss Francs). Submitted papers should be well formatted and use good English. Authors may use MDPI's English editing service prior to publication or during author revisions.

Keywords

  • multi-gate FETs
  • steep-subthreshold slope FETs
  • HEMTs
  • cryo-electronics
  • flexible electronics
  • high voltage
  • high power
  • high frequency
  • technology
  • design
  • characterization
  • modeling

Published Papers (3 papers)

Order results
Result details
Select all
Export citation of selected articles as:

Research

10 pages, 4550 KiB  
Article
The Effect of Gate Work Function and Electrode Gap on Wide Band-Gap Sn-Doped α-Ga2O3 Metal–Semiconductor Field-Effect Transistors
by Han-Sol Ro, Sung Ho Kang and Sungyeop Jung
Materials 2022, 15(3), 913; https://doi.org/10.3390/ma15030913 - 25 Jan 2022
Cited by 5 | Viewed by 3033
Abstract
We present technology computer aided design (TCAD) results for wide band-gap Sn-doped α-Ga2O3 metal–semiconductor field-effect transistors (MESFETs). In particular, the effect of gate work function and electrode gap length on the electrical characteristics is demonstrated for a thorough understanding of [...] Read more.
We present technology computer aided design (TCAD) results for wide band-gap Sn-doped α-Ga2O3 metal–semiconductor field-effect transistors (MESFETs). In particular, the effect of gate work function and electrode gap length on the electrical characteristics is demonstrated for a thorough understanding of the behavior of such devices. The gate work function significantly affects the reverse bias drain current under the gate-current dominant regime, whereas a gate-source/drain gap larger than 0.1 µm has a negligible effect on the drain current. Full article
Show Figures

Figure 1

11 pages, 4147 KiB  
Article
Monolayer Twisted Graphene-Based Schottky Transistor
by Ramin Ahmadi, Mohammad Taghi Ahmadi, Seyed Saeid Rahimian Koloor and Michal Petrů
Materials 2021, 14(15), 4109; https://doi.org/10.3390/ma14154109 - 23 Jul 2021
Cited by 2 | Viewed by 2180
Abstract
The outstanding properties of graphene-based components, such as twisted graphene, motivates nanoelectronic researchers to focus on their applications in device technology. Twisted graphene as a new class of graphene structures is investigated in the platform of transistor application in this research study. Therefore, [...] Read more.
The outstanding properties of graphene-based components, such as twisted graphene, motivates nanoelectronic researchers to focus on their applications in device technology. Twisted graphene as a new class of graphene structures is investigated in the platform of transistor application in this research study. Therefore, its geometry effect on Schottky transistor operation is analyzed and the relationship between the diameter of twist and number of twists are explored. A metal–semiconductor–metal twisted graphene-based junction as a Schottky transistor is considered. By employing the dispersion relation and quantum tunneling the variation of transistor performance under channel length, the diameter of twisted graphene, and the number of twists deviation are studied. The results show that twisted graphene with a smaller diameter affects the efficiency of twisted graphene-based Schottky transistors. Additionally, as another main characteristic, the ID-VGS is explored, which indicates that the threshold voltage is increased by diameter and number of twists in this type of transistor. Full article
Show Figures

Figure 1

13 pages, 3661 KiB  
Article
4H-SiC Double Trench MOSFET with Split Heterojunction Gate for Improving Switching Characteristics
by Jaeyeop Na, Jinhee Cheon and Kwangsoo Kim
Materials 2021, 14(13), 3554; https://doi.org/10.3390/ma14133554 - 25 Jun 2021
Cited by 8 | Viewed by 5015
Abstract
In this paper, a novel 4H-SiC split heterojunction gate double trench metal-oxide-semiconductor field-effect transistor (SHG-DTMOS) is proposed to improve switching speed and loss. The device modifies the split gate double trench MOSFET (SG-DTMOS) by changing the N+ polysilicon split gate to the [...] Read more.
In this paper, a novel 4H-SiC split heterojunction gate double trench metal-oxide-semiconductor field-effect transistor (SHG-DTMOS) is proposed to improve switching speed and loss. The device modifies the split gate double trench MOSFET (SG-DTMOS) by changing the N+ polysilicon split gate to the P+ polysilicon split gate. It has two separate P+ shielding regions under the gate to use the P+ split polysilicon gate as a heterojunction body diode and prevent reverse leakage `current. The static and most dynamic characteristics of the SHG-DTMOS are almost like those of the SG-DTMOS. However, the reverse recovery charge is improved by 65.83% and 73.45%, and the switching loss is improved by 54.84% and 44.98%, respectively, compared with the conventional double trench MOSFET (Con-DTMOS) and SG-DTMOS owing to the heterojunction. Full article
Show Figures

Figure 1

Back to TopTop