Emerging Memory/Storage Technologies and Applications: Trends, and Challenges

A special issue of Electronics (ISSN 2079-9292). This special issue belongs to the section "Computer Science & Engineering".

Deadline for manuscript submissions: closed (28 February 2023) | Viewed by 2297

Special Issue Editors

Department of Software Engineering, Gyeongsang National University, Jinjusi 52828, Republic of Korea
Interests: storage system; concurrency; operating system; computer architecture
Special Issues, Collections and Topics in MDPI journals

E-Mail Website
Guest Editor
Department of Computer Engineering, Changwon National University, Changwon 51140, Korea
Interests: operating systems; file and storage systems; artificial intelligence (AI) systems
Special Issues, Collections and Topics in MDPI journals

E-Mail Website
Guest Editor
School of Computer Science and Engineering, Pusan National University, Geumjeong-gu, Busan 46241, Korea
Interests: operating systems; cloud platform; non-volatile memory storage; non-block-based storage
Special Issues, Collections and Topics in MDPI journals

Special Issue Information

Dear Colleagues,

Recently, the explosive increase in data-intensive applications, including machine learning, has accelerated the development of memory and storage technologies, and its importance has been emphasized more and more. With the advent of new memory and storage devices, the traditional memory hierarchy of computer systems is undergoing a change with new layers. The appearance of new devices requires the evaluation and redesign of the I/O software layers, including the device itself as well as its applications.

The introduction of NAND flash storages and the recently released Intel 3D-Xpoint Permanent Memory are expected to greatly improve the performance and reliability of data-intensive applications, but this cannot be achieved without the support of the software stack. SSDs have already been used in many applications within a short period of time and are evolving along with various technologies, such as all flash array and in-storage processing. With the emerging new memory and storages, there will be opportunities and challenges for improving the performance and reliability of various applications.

In this context, this Special Issue aims to highlight emerging memory/storage technologies and applications. Potential topics include but are not limited to the following:

  • Memory and storage design for data-intensive applications;
  • AI/ML for memory/storage optimization;
  • Memory/storage for AI/ML; 
  • Emerging memory/storage hierarchy design;
  • Processing in memory (PIM)/in-storage processing technologies;
  • Reliability, availability, and fault tolerance;
  • RAID/all flash array/erasure coding;
  • System software for emerging memory/storage technologies;
  • Energy-efficient memory/storage management;
  • Performance modeling, prediction, and simulation;
  • Key-value and NoSQL store;
  • File systems and workload benchmarking.

Dr. Jaeho Kim
Dr. Donghyun Kang
Dr. Sungyong Ahn
Guest Editors

Manuscript Submission Information

Manuscripts should be submitted online at www.mdpi.com by registering and logging in to this website. Once you are registered, click here to go to the submission form. Manuscripts can be submitted until the deadline. All submissions that pass pre-check are peer-reviewed. Accepted papers will be published continuously in the journal (as soon as accepted) and will be listed together on the special issue website. Research articles, review articles as well as short communications are invited. For planned papers, a title and short abstract (about 100 words) can be sent to the Editorial Office for announcement on this website.

Submitted manuscripts should not have been published previously, nor be under consideration for publication elsewhere (except conference proceedings papers). All manuscripts are thoroughly refereed through a single-blind peer-review process. A guide for authors and other relevant information for submission of manuscripts is available on the Instructions for Authors page. Electronics is an international peer-reviewed open access semimonthly journal published by MDPI.

Please visit the Instructions for Authors page before submitting a manuscript. The Article Processing Charge (APC) for publication in this open access journal is 2400 CHF (Swiss Francs). Submitted papers should be well formatted and use good English. Authors may use MDPI's English editing service prior to publication or during author revisions.

Published Papers (1 paper)

Order results
Result details
Select all
Export citation of selected articles as:

Research

15 pages, 567 KiB  
Article
Preemptive Zone Reset Design within Zoned Namespace SSD Firmware
by Siu Jung, Seungjin Lee, Jungwook Han and Youngjae Kim
Electronics 2023, 12(4), 798; https://doi.org/10.3390/electronics12040798 - 05 Feb 2023
Cited by 3 | Viewed by 1901
Abstract
Zoned Namespace (ZNS) SSDs address the disadvantages that come from supporting the block interface within conventional SSDs, granting more control over data management to host systems, while also relieving heavy duties from device firmware. However, with the removal of on-device garbage collection, host [...] Read more.
Zoned Namespace (ZNS) SSDs address the disadvantages that come from supporting the block interface within conventional SSDs, granting more control over data management to host systems, while also relieving heavy duties from device firmware. However, with the removal of on-device garbage collection, host systems must explicitly send zone reset requests to free up storage space, which may incur multiple NAND block erase operations according to the configured zone size, resulting in increased tail latency. In this article, we propose a Preemptive Zone Reset scheduling design, which we implemented within the firmware of our ZNS SSD prototype, and compare it to an intuitive Zone Mapping Table method, which we consider as the state-of-the-art. The main idea is to service high priority foreground I/O requests while preempting block erase operations induced by zone resets. Our proposed approach, opposed to the baseline method, as much as halved tail latency for write-only workloads, and reduced read tail latency by up to 1.76 times in a mixed workload. Full article
Show Figures

Figure 1

Back to TopTop