Next Article in Journal
A Compact 2.4 GHz L-Shaped Microstrip Patch Antenna for ISM-Band Internet of Things (IoT) Applications
Previous Article in Journal
Using CNN with Multi-Level Information Fusion for Image Denoising
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Communication

High-Precision Fitting of Simulation Parameters for Circuit Aging Effect

1
School of Electronic Information, Hangzhou Dianzi University, Hangzhou 310018, China
2
School of Electronic Information, Beijing Microelectronics Technology Institute, Beijing 100076, China
*
Author to whom correspondence should be addressed.
These authors contributed equally to this work.
Electronics 2023, 12(9), 2147; https://doi.org/10.3390/electronics12092147
Submission received: 22 March 2023 / Revised: 27 April 2023 / Accepted: 7 May 2023 / Published: 8 May 2023

Abstract

:
To take the influence of the aging effect on circuit performance into account at the early design stage, it is necessary to establish an accurate aging simulation model. However, there is a great discrepancy in the reversely deduced MOSFET transistor degradation from the aging model. To deal with that problem, a method is proposed in this paper that establishes the conversion relationship between the simulation parameters and the degradation of MOSFET transistor parameters. The degradation values were converted into model parameters that characterize the aging effect in SPICE, and the results show that aging simulation accuracy was improved to within 0.1%, which would bring great convenience to circuit reliability simulation and analysis. Lastly, we analyze the aging effect on the ring oscillator circuit via the model.

1. Introduction

With the continuous development of semiconductor technology, the physical limits of MOSFET transistors are unceasingly expanding and many new issues related to reliability are raised. Autonomous driving, biomedical electronics, and advanced integrated circuits all require high reliability to meet the required operating lifetimes. The aging effect degrades the MOSFET transistor and circuit performance. The main factors affecting reliability are negative bias temperature instability (NBTI) [1,2] and hot carrier injection (HCI) [3,4], which manifest themselves as an increase in absolute threshold voltage ( V th ) and a reduction in the MOSFET transistor current ( I ds ), thus degrading circuit performance such as speed, gain, and data stability [5]. Degradation caused by NBTI is partially recovered after removing the stress voltage [6,7], while the degradation caused by HCI is mostly permanent [8,9]. By modeling and simulating the degradation, the impact of the aging effects on performance can be evaluated at the design stage to optimize the reliability of the circuit and improve performance, thus greatly improving the reliability of the system and reducing maintenance costs.
As computer-aided design (CAD) technology becomes mature and sophisticated, most integrated circuits are modeled and simulated before fabrication, which contributes to characterizing the circuit reliability. A reliability simulation program calculates the degradation of the MOSFET transistor via the established aging model. Then, the aging effect parameters in the Simulation Program with Integrated Circuit Emphasis (SPICE) model are obtained through the corresponding conversion coefficient, and aging simulations are then performed to predict the circuit lifetime. This paper shows that there is a large error with the conversion coefficient calculated by the traditional method when inversely using the aging simulation parameters to infer the degradation values of MOSFET transistor parameters. Focusing on this problem, a method of calculating the conversion coefficients with high precision is proposed to improve the accuracy of aging simulations. The HCI effect is taken as an example to elaborate the method in detail. We adopted the 0.18 μ m technology in our experiment because of the significance of the HCI effect in deep sub-micron circuits. This method also applies to the NBTI effect.

2. Lifetime Model and Simulation Parameters

The premise of characterizing circuit aging effects is to establish an accurate accelerated lifetime model that is integrated into circuit simulation software. The degradation of MOSFET transistor parameters is calculated via an aging simulation. Then, the values are converted into the aging parameter in the SPICE model. The degradation of all MOSFET transistors in the circuit can be comprehensively simulated to characterize the influence of the aging effect on circuit performance.

2.1. Accelerated Life Model

Most HCI lifetime models are based on the “lucky electron” model [10,11]. Generated interfacial traps ( Δ N it ) have a power-law relationship with the electric field ( E m ) at the drain, drain–source current ( I ds ), and stress time (t), which can be described as follows:
Δ N it = A · I ds W exp Φ it , e q λ e E m · t n
where W is the channel width, Φ it , e is the critical energy for electrons to generate interfacial traps, λ e is the mean free path of the hot electron, and A is a process dependent constant. According to this model, the MOSFET transistor degradation can be established as follows:
D a m = V gs r _ v g s · V ds r _ v d s · L r _ L · W r _ W · t i m e
Δ D = A · D a m r _ t i m e
where r _ t i m e , r _ v d s , r _ v g s , r _ L , r _ W and A are fitting parameters via the test data. D a m is the number of holes or electrons entering the oxide layer due to the aging effect. Δ D denotes the degradation of the MOSFET transistor parameters, such as V th and I dsat . V ds and V gs are the mean drain–source voltage and gate–source voltage, respectively. t i m e is the stress time.
First, some initial properties of the MOSFET transistor should be measured to ensure that MOSFET transistors are in good condition without manufacturing defects as a reference for subsequent experiments. Normally, the measured MOSFET transistor parameters include threshold voltage ( V th ), transconductance ( G m ), and saturation drain current ( I dsat ). The aging model is obtained by fitting the test data and extracting the corresponding parameters [12]:
Δ V th = 1.25 × 10 8 · V gs 0.2299 · V ds 12.22 · L 3.27 · W 0.1088 · t i m e 0.55
Δ I dsat = 4.7 × 10 8 · V gs 0.09278 · V ds 9.833 · L 2.45 · W 0.1 · t i m e 0.55
When V ds , V gs , W, L and t i m e are known, the degradation of V th and I dsat at this moment can be obtained according to Equations (4) and (5).
The above-mentioned model can only obtain the degradation of MOSFET transistors. To simulate the aging effect at the circuit level, it is necessary to establish the relationship between the degradation of the MOSFET transistor parameters and the simulation parameters of the aging effect, which facilitates accurate parameter conversion, thus realizing high-precision aging-effect simulation.

2.2. Simulation Parameters of the Aging Effect

According to the physical model of the MOSFET transistor [13], I ds is related to both mobility ( μ 0 ) and threshold voltage ( V th 0 ) at zero bias, while V th is only related to V th 0 at zero bias.
I ds = μ 0 · C ox · W L V gs V th 0 1 2 V ds · V ds
V th = V th 0 Q f C ox Q it C ox
We used the BSIM4.3 version of the SPICE model. In the model library, the formulas of calculating the threshold voltage and mobility of the MOSFET transistor under the given bias condition via μ 0 and V th 0 are expressed as follows:
V th = V th 0 + δ V thmis μ = μ 0 + δ μ mis
where δ V thmis and δ μ mis are the parameters considering the process corner. On this basis, we added the parameters considering the aging effect:
V th = V th 0 + δ V thmis + δ V thage μ = μ 0 + δ μ mis · δ μ age
In general, δ V thage is calculated by subtracting the initial value that is without degradation ( V thfresh ) from the test after the accelerated stress ( V thaging ). That is, δ V thage = V thaging V thfresh . δ μ age is the ratio of the difference from the initial value divided by the initial value. That is, δ μ age = μ aging μ fresh μ aging μ fresh μ fresh μ fresh . Therefore, the initial value of δ V thage is 0, and the initial value of δ μ age is 1. These two parameters are closely related to the degradation of the MOSFET transistor due to the aging effects. The values of δ V thage and δ μ age are related to the degradation degree. It is crucial to accurately establish the conversion relationship between them, and the degradation of the MOSFET transistor parameters.

3. Fitting of Aging Simulation Parameters

The degradation of MOSFET transistor parameters is expressed as variation in the simulation parameters ( δ V thage and δ μ age ) in the SPICE model. By changing these parameters, the degradation of the MOSFET transistor and circuit can be simulated.

3.1. Problem Statement

First, the MOSFET transistor simulation is conducted under normal operating voltage ( δ V thage and δ μ age are the initial values). Through direct-current (DC) simulation, the initial I dsat is obtained on the I d - V d curve, and the initial V th is obtained on the I d - V g curve according to the maximal transconductance method. Then, the corresponding relation is established by studying the impact of the change in simulation parameters on V th and I dsat .

3.1.1. The Influence of Mobility

To quantify the influence of δ μ age on V th and I dsat , the value of δ μ age can be varied, while other parameters remain unchanged, as shown in Table 1. I dsat 1 and V th 1 are the values after changing δ μ age . The corresponding degradation values of MOSFET transistor parameters can be computed via Equations (10) and (11):
Δ I dsat 1 = I dsat 1 I dsat I dsat 1 I dsat I dsat I dsat
Δ V th 1 = V th 1 V th
In a group of simulations, when we shifted the mobility of the MOSFET transistor by about 10% ( δ μ age = 1.1), it caused a shift in the I dsat of the MOSFET transistor of about 17.087 μ A. Through other sets of simulations, the A 11 coefficient could be obtained from the following relation:
Δ I dsat 1 = A 11 · Δ μ age
When δ μ age = 1.1 , there was a shift in the V th of the MOSFET transistor of about 0.00015 mV. Through other sets of simulations, the A 21 coefficient could be calculated from the following relation:
Δ V th 1 = A 21 · Δ μ age
where Δ μ age = δ μ age 1 / 1 .

3.1.2. Influence of Threshold Voltage

To quantify the influence of δ V thage on V th and I dsat , the value of δ V thage can be changed, while other parameters remain unchanged, as shown in Table 2. Similarly, the I dsat 2 and V th 2 are the values after changing δ V thage . The corresponding degradation of Δ I dsat 2 and Δ V th 2 can be obtained. In a group of simulations, when we shifted the threshold voltage of MOSFET transistor about 30 mV ( δ V thage = 0.03), which causes a shifting in the I dsat of MOSFET transistor about 5.731 μ A . Through other sets of simulations, the coefficient A 12 can be computed from the relation:
Δ I dsat 2 = A 12 · Δ V thage
When δ V thage = 0.03 , there was a shift in the V th of the MOSFET transistor of about 24.6 mV. Through other sets of simulations, the A 22 coefficient could be obtained from the following relation:
Δ V th 2 = A 22 · Δ V thage
The specific results are shown in Figure 1 and Figure 2: Δ V th was only related and proportional to Δ V thage . Δ μ age had little effect on it and could be ignored. However, Δ I dsat with Δ V thage and Δ μ age , it was inversely proportional to Δ V thage and proportional to Δ μ age . Therefore, the relationship between the degradation MOSFET transistor and the aging parameters could be established [14]:
Δ I dsat Δ V th = A 11 A 12 A 21 A 22 Δ μ age Δ V thage
where A 11 = 0.9984 , A 12 = 1.1157 , A 21 0 , A 22 = 0.82 . After the degradation values of MOSFET transistor parameters had been obtained, the δ μ age and δ V thage in SPICE model could be calculated on the basis of this relationship, and the simulation model of circuit aging could be established.
According to Equations (4), (5) and (16), two simulation parameters, δ μ age and δ V thage , were calculated. However, when we used the two obtained parameters to reversely deduce the degradation of MOSFET transistor parameters, if the degradation of the MOSFET transistor parameters was greater than 5%, the error was large, as illustrated in Figure 3. The result shows that the actual test value of Δ I dsat was 8.63%, while the simulation result exceeded 10%, and the error was as high as 19.8%, which is unacceptable for engineering.

3.2. Coefficient Fitting Based on the Variable Control Method

To solve this problem, we studied the correlation between simulation parameters and the degradation of MOSFET transistor parameters. Equation (16) could achieve parameter conversion via a simple addition when Δ V th was only affected by δ V thage . The result is shown in Figure 4, and the error was less than 0.03%. However, when δ V thage and δ μ age , both had an influence on the Δ I dsat of the MOSFET transistor. In addition to considering the respective influence coefficients on I dsat degradation, there had to be joint influence coefficients on the degradation of I dsat :
I dsat · ( 1 + Δ I dsat ) = I dsat · 1 + A 11 · Δ μ age · 1 + A 12 · Δ V thage
The left-hand side of the Equation (17) is I dsat after MOSFET transistor degradation, and the right-hand side is the I dsat caused by aging parameters Δ V thage and Δ μ age , which can be simplified as below:
Δ I dsat = A 11 · Δ μ age + A 12 · Δ V thage + A 11 · Δ μ age · A 12 · Δ V thage
Equation (18) shows that there was such a large error because of the omission of the last term and the joint influence of the two parameters on the degradation of I dsat . Thus,
Δ I dsat Δ V th = A 11 A 12 A 21 A 22 Δ μ age Δ V thage + A 11 · Δ μ age · A 12 · Δ V thage 0
According to the accelerated lifetime model or test, we could obtain the values of Δ I dsat and Δ V th . The corresponding Δ μ age and Δ V thage could be calculated from Equation (19). Then, the values of δ μ age and δ V thage could be changed via the Alter instruction in SPICE to simulate the aging effect of the circuit. The result is shown in Figure 5. No matter what the degradation value was in the display range, the simulation accuracy was within 0.047%, which is in line with the actual demand.
However, the coefficient matrix is nonlinear and can only be realized by solving nonlinear equations. To facilitate the realization through programming, this paper proposes a second method to calculate the conversion coefficient, which can form a linear matrix that establishes a high-precision simulation model.

3.3. Coefficient Fitting Based on Multiple Systems of Equations

Since δ μ age and δ V thage both had an influence on the degradation of I dsat , the common influence of the two parameters on I dsat should be considered when extracting the coefficients. Namely, δ μ age and δ V thage were changed simultaneously, as shown in Table 3. According to engineering experience, two groups of Δ μ age and Δ V thage were determined, and then a simulation was carried out under each group of conditions. The degradation of the MOSFET transistor parameters was acquired via simulation as follows:
Δ I dsat 1 = A 11 · Δ μ age 1 + A 12 · Δ V thage 1 = A 11 · 0.01 + A 12 · 0.03 Δ I dsat 2 = A 11 · Δ μ age 2 + A 12 · Δ V thage 2 = A 11 · 0.04 + A 12 · 0.06
By solving for Equation (20), coefficients A 11 = 0.8945, A 12 = −1.0892 were obtained and entered into Equation (16) for simulation; the obtained result is illustrated in Figure 6. The error of the coefficients extracted through this method was controlled within 0.0961% when simulating the degradation of the MOSFET transistor. This could also meet practical needs, and the program of this approach is straightforward.
According to the simulation parameters based on multiple systems of equations, we simulated the aging effect (including HCI and NBTI) of the ring oscillator, and its schematic is shown in Figure 7. We simulated the circuit working in a 125-degree environment for 5 years, and its stress voltage was the normal operating voltage, namely, 1.8 V. Under the influence of the aging effect, the oscillation frequency dropped from 72.84 to 72.69 MHz; the simulation result is illustrated in Figure 8. This was mainly because of an increase in the V th of the MOSFET transistors.

4. Summary and Outlook

There is a large error in the simulation parameters when calculating the MOSFET transistor degradation; thus, it is difficult to establish a high-precision aging model for circuits. To solve this problem, a method for calculating the high-precision fitting coefficient was proposed based on variable control. The coefficients that reflect how the simulation parameters impact MOSFET transistor degradation were extracted separately, and the impact coefficient of interaction was added on the basis of this conception, which also improved the accuracy of the model. However, in order to facilitate the solution with programming, the linear coefficient matrix needed to be established. Therefore, the aging parameters were changed at the same time to obtain their synergistic impact coefficients on the degradation of the MOSFET transistor parameters. The simulation results show that the proposed method is easy to implement while ensuring accuracy, which provides convenience for circuit-level aging simulations. We simulated the aging effect of a 9-order ring oscillator, and the results show that this aging model could predict the lifetime of the circuit.
The current method only applies two SPICE model parameters, namely, threshold voltage and mobility. In the following research, multiple SPICE model parameters could be used to characterize the aging effect (such as adding saturation speed and on-resistance), and other aging effects can be considered to further improve aging simulation accuracy.

Author Contributions

X.Y.: conceptualization, data curation, investigation, methodology, visualization, and writing—original draft, review, and editing. Q.S.: formal analysis, funding acquisition, and writing—review and editing. J.Z.: supervision and validation. C.W.: project administration, resources, and software. M.Y.: data curation and investigation; Y.Z. and S.W.: formal analysis. All authors have read and agreed to the published version of the manuscript.

Funding

This research received no external funding.

Data Availability Statement

The data are easily available if other scientists are interested in reanalyzing the data. The data may also be obtained with the consent of all authors.

Acknowledgments

The authors wish to thank the editor and anonymous referees for their helpful comments in improving the quality of this paper.

Conflicts of Interest

The authors declare no conflict of interest.

Abbreviations

The following abbreviations are used in this manuscript:
HCIHot carrier injection
NBTINegative bias temperature instability
CADComputer-aided design
DCDirect current
SPICESimulation program with integrated circuit emphasis

References

  1. Kishida, R.; Asuke, T.; Furuta, J.; Kobayashi, K. Extracting Voltage Dependence of BTI-induced Degradation without Temporal Factors by Using BTI-Sensitive and BTI-Insensitive Ring Oscillators. IEEE Trans. Semicond. Manuf. 2020, 33, 174–179. [Google Scholar] [CrossRef]
  2. Dounavi, H.; Sfikas, Y.; Tsiatouhas, Y. Periodic Monitoring of BTI Induced Aging in SRAM Sense Amplifiers. IEEE Trans. Device Mater. Reliab. 2019, 19, 64–72. [Google Scholar] [CrossRef]
  3. Chen, W. Electrothermal Effects on Hot-Carrier Reliability in SOI MOSFETs—AC Versus Circuit-Speed Random Stress. IEEE Trans. Electron. Devices 2016, 63, 3669–3676. [Google Scholar] [CrossRef]
  4. Son, D.; Park, J.; Shin, H. Investigation and Compact Modeling of Hot-Carrier Injection for Read Disturbance in 3-D NAND Flash Memory. IEEE Trans. Electron. Devices 2020, 67, 2778–2784. [Google Scholar] [CrossRef]
  5. Zhang, L.; Ma, C.; Xiao, Y.; Zhang, H.; Lin, X.; Chan, M. A Dynamic Time Evolution Method for Concurrent Device-Circuit Aging Simulations. IEEE Trans. Electron. Devices 2019, 66, 184–190. [Google Scholar] [CrossRef]
  6. Puschkarsky, K.; Reisinger, H.; Rott, G.A.; Schlünder, C.; Gustin, W.; Grasser, T. An Efficient Analog Compact NBTI Model for Stress and Recovery Based on Activation Energy Maps. IEEE Trans. Electron. Devices 2019, 66, 4623–4630. [Google Scholar] [CrossRef]
  7. Parihar, N.; Goel, N.; Mukhopadhyay, S.; Mahapatra, S. BTI Analysis Tool—Modeling of NBTI DC, AC Stress and Recovery Time Kinetics, Nitrogen Impact, and EOL Estimation. IEEE Trans. Electron. Devices 2018, 65, 392–403. [Google Scholar] [CrossRef]
  8. Santana-Andreo, A.; Martín-Lloret, P.; Roca, E.; CastroLopez, R.; Fernandez, F.V. Characterization and analysis of BTI and HCI effects in CMOS current mirrors. In Proceedings of the 2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Villasimius, Italy, 12–15 June 2022; pp. 1–4. [Google Scholar]
  9. Li, X.; Qin, J.; Bernstein, J.B. Compact Modeling of MOSFET Wearout Mechanisms for Circuit-Reliability Simulation. IEEE Trans. Device Mater. Reliab. 2008, 8, 98–121. [Google Scholar] [CrossRef]
  10. Eslahi, H.; Albahrani, S.A.; Mahajan, D.; Khandelwal, S. An Analytical Model for Hot Carrier Induced Long-Term Degradation in Power Amplifiers. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 2020, 39, 2000–2005. [Google Scholar] [CrossRef]
  11. Yibo, J. Study on Non-Monotonic Hot Carrier Degradation and Predictive Model for Long Drift Region Double Field Shields LDMOS. IEEE Trans. Device Mater. Reliab. 2018, 18, 404–411. [Google Scholar] [CrossRef]
  12. Yang, X.; Sang, Q.; Zhang, J.; Wang, C.; Yu, M.; Zhao, Y. A high-efficiency aging test with new data processing method for semiconductor MOSFET transistor. Microelectron. Reliab. 2023, 143, 114940. [Google Scholar] [CrossRef]
  13. Galadi, A. Accurate power MOSFET models including quasi-saturation effect. J. Comput. Electron. 2016, 15, 619–626. [Google Scholar] [CrossRef]
  14. Sang, Q.; Yang, X.; Zhang, J.; Wang, C.; Yu, M.; Zhao, Y. A multi-parameter fitting method based on matrix transformation for MOSFET transistor aging modeling. Microelectron. Reliab. 2023, 142, 114913. [Google Scholar] [CrossRef]
Figure 1. Effect of Δ μ age on the degradation of MOSFET transistor parameters.
Figure 1. Effect of Δ μ age on the degradation of MOSFET transistor parameters.
Electronics 12 02147 g001
Figure 2. Effect of Δ V thage on the degradation of MOSFET transistor parameters.
Figure 2. Effect of Δ V thage on the degradation of MOSFET transistor parameters.
Electronics 12 02147 g002
Figure 3. Simulation and test curves of I dsat degradation under different bias conditions (traditional).
Figure 3. Simulation and test curves of I dsat degradation under different bias conditions (traditional).
Electronics 12 02147 g003
Figure 4. Simulation and test curves of V th degradation under different bias conditions (traditional).
Figure 4. Simulation and test curves of V th degradation under different bias conditions (traditional).
Electronics 12 02147 g004
Figure 5. Simulation and test curves of I dsat degradation under different bias conditions after modification (based on the variable control method).
Figure 5. Simulation and test curves of I dsat degradation under different bias conditions after modification (based on the variable control method).
Electronics 12 02147 g005
Figure 6. Simulation and test curves of I dsat degradation under different bias conditions after modification (based on multiple systems of equations).
Figure 6. Simulation and test curves of I dsat degradation under different bias conditions after modification (based on multiple systems of equations).
Electronics 12 02147 g006
Figure 7. Schematic of the ring oscillator.
Figure 7. Schematic of the ring oscillator.
Electronics 12 02147 g007
Figure 8. Simulation of the aging effect of the ring oscillator.
Figure 8. Simulation of the aging effect of the ring oscillator.
Electronics 12 02147 g008
Table 1. Change in the value of δ μ age .
Table 1. Change in the value of δ μ age .
ParameterValueValueValueValueValue
δ μ age 0.850.911.11.15
δ V thage 00000
Table 2. Change in value of δ V thage .
Table 2. Change in value of δ V thage .
ParameterValueValueValueValueValue
δ μ age 11111
δ V thage −0.0200.030.060.1
Table 3. Simulation parameter reference values.
Table 3. Simulation parameter reference values.
ParameterValueMeaningValueMeaning
Δ μ age 0.01Increase 1%0.04Increase 4%
Δ V thage 0.03Increase 30 mV0.06Increase 60 mV
Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.

Share and Cite

MDPI and ACS Style

Yang, X.; Sang, Q.; Zhang, J.; Wang, S.; Wang, C.; Yu, M.; Zhao, Y. High-Precision Fitting of Simulation Parameters for Circuit Aging Effect. Electronics 2023, 12, 2147. https://doi.org/10.3390/electronics12092147

AMA Style

Yang X, Sang Q, Zhang J, Wang S, Wang C, Yu M, Zhao Y. High-Precision Fitting of Simulation Parameters for Circuit Aging Effect. Electronics. 2023; 12(9):2147. https://doi.org/10.3390/electronics12092147

Chicago/Turabian Style

Yang, Xinhuan, Qianqian Sang, Jianyu Zhang, Shuo Wang, Chuanzheng Wang, Mingyan Yu, and Yuanfu Zhao. 2023. "High-Precision Fitting of Simulation Parameters for Circuit Aging Effect" Electronics 12, no. 9: 2147. https://doi.org/10.3390/electronics12092147

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop