A Systematic Method for Scaling Coefficients of the Continuous-Time Low-Pass ΣΔ Modulator Using a Simulink-Based Toolbox
Abstract
:1. Introduction
2. Modelling of the Integrator
3. Proposed Systematic Method for Scaling the Signal Swings
3.1. Proposed Method for Scaling the Integrators’ Output Swings
3.2. Proposed Method for Adjusting the Quantizer Input Signal Swing
3.3. Summary of the Scaling Factors
4. Design Example and Simulation Results
4.1. Design Example
4.2. Simulation Conditions and Observing the Swings
4.3. Applying the Proposed Scaling Method
4.4. Simulations and Verification of Swing Scaling
4.5. Simulations and Verification of Integrator Non-linearity
5. Conclusions
Author Contributions
Funding
Institutional Review Board Statement
Informed Consent Statement
Data Availability Statement
Conflicts of Interest
References
- Jain, A.; Venkatesan, M.; Pavan, S. Analysis and design of a high speed continuous-time ΔΣ modulator using the assisted OPAMP technique. IEEE J. Solid-State Circuits 2012, 47, 1615–1625. [Google Scholar] [CrossRef]
- Caldwell, T.; Alldred, D.; Schreier, R.; Shibata, H.; Dong, Y. Advances in high-speed continuous-time Delta-sigma modulators. In Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, San Jose, CA, USA, 15–17 September 2014. [Google Scholar] [CrossRef]
- de La, R.J.M. Sigma-Delta Converters Practical Design Guide, 2nd ed.; Chapter 2; Wiley-IEEE Press: Hoboken, NJ, USA, 2019. [Google Scholar]
- Pavan, S.; Schreier, R.; Temes, G.C. Understanding Delta-Sigma Data Converters, 2nd ed.; Chapter 8; Wiley: Hoboken, NJ, USA, 2017. [Google Scholar]
- Beilleau, N.; Aboushady, H.; Louerat, M.M. Systematic approach for scaling coefficients of discrete-time and continuous-time sigma-delta modulators. In Proceedings of the 46th Midwest Symposium on Circuits and Systems 2003, Cairo, Egypt, 27–30 December 2003. [Google Scholar] [CrossRef]
- Yazkurt, U.; Dundar, G.; Talay, S.; Beilleau, N.; Aboushady, H.; de Lamarre, L. Scaling input signal swings of overloaded integrators in resonator-based sigma-delta modulators. In Proceedings of the 13th IEEE International Conference on Electronics, Circuits and Systems, Nice, France, 10–13 December 2006. [Google Scholar] [CrossRef]
- Zorn, C.; Brückner, T.; Ortmanns, M.; Mathis, W. State scaling of continuous-time sigma-delta modulators. Adv. Radio Sci. 2013, 11, 119–123. [Google Scholar] [CrossRef]
- Silva, P.; Huijsing, J. High-Resolution IF-to-Baseband Sigma delta ADC for Car Radios; Chapter 4; Springer: Dordrecht, The Netherlands, 2008. [Google Scholar]
- Briseno-Vidrios, C.; Edward, A.; Shafik, A.; Palermo, S.; Silva-Martinez, J. A 75-MHz continuous-time sigma-delta modulator employing a broadband low-power highly efficient common-gate summing stage. IEEE J. Solid-State Circuits 2017, 52, 657–668. [Google Scholar] [CrossRef]
- Wu, S.-H.; Kao, T.-K.; Lee, Z.-M.; Chen, P.; Tsai, J.-Y. A 160MHz-BW 72dB-DR 40mW continuous-time ΔΣ modulator in 16nm CMOS with analog ISI-reduction technique. In Proceedings of the 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 31 January–4 February 2016. [Google Scholar] [CrossRef]
- Huang, J.-F.; Lai, Y.-C.; Lai, W.-C.; Liu, R.-Y. Chip design of a low-voltage wideband continuous-time sigma-delta modulator with DWA technology for WiMAX Applications. Circuits Syst. 2011, 02, 201–209. [Google Scholar] [CrossRef]
- Andersson, M.; Anderson, M.; Sundstrom, L.; Mattisson, S.; Andreani, P. A 9MHz filtering ADC with additional 2nd-order ΔΣ modulator noise suppression. In Proceedings of the ESSCIRC (ESSCIRC), Bucharest, Romania, 16–20 September 2013. [Google Scholar] [CrossRef]
- Mitteregger, G.; Ebner, C.; Mechnig, S.; Blon, T.; Holuigue, C.; Romani, E. A 20-mW 640-MHz CMOS Continuous-Time ΣΔ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB. IEEE J. Solid-State Circuits 2006, 41, 2641–2649. [Google Scholar] [CrossRef]
- Song, S.; Lee, J.; Roh, J. A 20-MHz bandwidth, 75-dB dynamic range, continuous-time delta-sigma modulator with reduced nonidealities. Int. J. Circuit Theory Appl. 2019, 47, 1370–1380. [Google Scholar] [CrossRef]
- Liu, H.; Xing, X.; Gielen, G. A 0-dB STF-Peaking 85-MHz BW 74.4-dB SNDR CT ΔΣ ADC With Unary-Approximating DAC Calibration in 28-nm CMOS. IEEE J. Solid-State Circuits 2021, 56, 287–297. [Google Scholar] [CrossRef]
- Llimós Muntal, P.; Jørgensen, I.H.; Bruun, E. A continuous-time delta-sigma ADC for portable ultrasound scanners. Analog. Integr. Circuits Signal Process. 2017, 92, 393–402. [Google Scholar] [CrossRef]
- Xiao, Y.; Lu, Z.; Ren, Z.; Peng, X.; Tang, H. A 100-Mhz Bandwidth 80-dB Dynamic Range Continuous-Time Delta-Sigma Modulator with a 2.4-GHz Clock Rate. Nanoscale Res. Lett. 2020, 15, 58. [Google Scholar] [CrossRef] [PubMed]
- Ho, S.; Lo, C.L.; Ru, J.; Zhao, J. A 23 mW, 73 dB dynamic range, 80 MHz BW continuous-time delta-sigma modulator in 20 nm CMOS. In Proceedings of the 2014 Symposium on VLSI Circuits Digest of Technical Papers, Honolulu, HI, USA, 10–13 June 2014. [Google Scholar] [CrossRef]
- Shu, Y.S.; Tsai, J.Y.; Chen, P.; Lo, T.Y.; Chiu, P.C. A 28fJ/conv-step CT ΔΣ modulator with 78dB DR and 18MHz BW in 28nm CMOS using a highly digital multibit quantizer. In Proceedings of the 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, USA, 17–21 February 2013. [Google Scholar] [CrossRef]
- Zhang, J.; Yao, L.; Lian, Y. A 1.2-V 2.7-mW 160MHz continuous-time delta-sigma modulator with input-feedforward structure. In Proceedings of the 2009 IEEE Custom Integrated Circuits Conference, San Jose, CA, USA, 13–16 September 2009. [Google Scholar] [CrossRef]
- Prefasi, E.; Paton, S.; Hernandez, L.; Gaggl, R.; Wiesbauer, A.; Hauptmann, J. A 0.08 mm2, 7mW time-encoding oversampling converter with 10 bits and 20MHz BW in 65nm CMOS. In Proceedings of the 2010 ESSCIRC, Seville, Spain, 14–16 September 2010. [Google Scholar] [CrossRef]
- Cho, J.-K.; Woo, S. A 6-mW, 70.1-dB SNDR, and 20-MHz BW Continuous-Time Sigma-Delta Modulator Using Low-Noise High-Linearity Feedback DAC. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2017, 25, 1742–1755. [Google Scholar] [CrossRef]
- Bolatkale, M.; Breems, L.J.; Rutten, R.; Makinwa, K.A. A 4GHz CT ΔΣ ADC with 70dB DR and -74dBFS THD in 125MHz BW. In Proceedings of the 2011 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 20–24 February 2011. [Google Scholar] [CrossRef]
- Andersson, M.; Sundström, L.; Anderson, M.; Andreani, P. Theory and design of a CT ΔΣ modulator with low sensitivity to loop-delay variations. Analog. Integr. Circuits Signal Process. 2013, 76, 353–366. [Google Scholar] [CrossRef]
- Ho, C.-Y.; Lee, Z.-M.; Huang, M.-C.; Huang, S.-J. A 75.1dB SNDR, 80.2dB DR, 4th-order feed-forward continuous-time sigma-delta modulator with hybrid integrator for silicon TV-tuner application. In Proceedings of the IEEE Asian Solid-State Circuits Conference, Jeju, Republic of Korea, 14–16 November 2011. [Google Scholar] [CrossRef]
- Vadipour, M.; Chen, C.; Yazdi, A.; Nariman, M.; Li, T.; Kilcoyne, P.; Darabi, H. A 2.1 mW/3.2mW delay-compensated GSM/WCDMA Sigma Delta analog-digital converter. In Proceedings of the 2008 IEEE Symposium on VLSI Circuits, Honolulu, HI, USA, 18–20 June 2008. [Google Scholar] [CrossRef]
- Keller, M.; Buhmann, A.; Sauerbrey, J.; Ortmanns, M.; Manoli, Y. A comparative study on excess-loop-delay compensation techniques for continuous-time Sigma-Delta Modulators. IEEE Trans. Circuits Syst. I Regul. Pap. 2008, 55, 3480–3487. [Google Scholar] [CrossRef]
- Wang, W.; Chan, C.-H.; Zhu, Y.; Martins, R.P. A 100-MHz BW 72.6-dB-SNDR CT ΔΣ Modulator Utilizing Preliminary Sampling and Quantization. IEEE J. Solid-State Circuits 2020, 55, 1588–1598. [Google Scholar] [CrossRef]
- Dhanasekaran, V.; Gambhir, M.; Elsayed, M.M.; Sanchez-Sinencio, E.; Silva-Martinez, J.; Mishra, C.; Chen, L.; Pankratz, E. A 20MHz BW 68dB DR CT ΔΣ ADC based on a multi-bit time-domain quantizer and feedback element. In Proceedings of the 2009 IEEE International Solid-State Circuits Conference—Digest of Technical Papers, San Francisco, CA, USA, 8–12 February 2009. [Google Scholar] [CrossRef]
- Delta Sigma Toolbox. Available online: https://www.mathworks.com/matlabcentral/fileexchange/19-delta-sigma-toolbox (accessed on 31 October 2023).
- Link of the Proposed Toolbox. Password of the File: Bishoy@123! Available online: https://github.com/Bishoy-Milad-Zaky/SDM-Scaling-Toolbox (accessed on 15 December 2023).
Design # | Input Path Type | DAC Type | Feedback Network |
---|---|---|---|
D1 | Resistive and Capacitive | Current DAC | C |
D2 | Resistive and Capacitive | Resistive DAC | C |
D3 | Resistive and Capacitive | Current DAC | C + series R |
D4 | Resistive and Capacitive | Resistive DAC | C + series R |
D5 | Resistive and Capacitive | Current DAC | C + parallel R |
D6 | Resistive and Capacitive | Resistive DAC | C + parallel R |
Parameter | Definition | |
---|---|---|
Integrator capacitor in the feedback network. | ||
Parallel resistor with the capacitor in the feedback network. | ||
Series resistor with the capacitor in the feedback network. | ||
Resistor of the resistive input path. There are (n) resistive input paths . | ||
Capacitor of the capacitive input path. There are (m) capacitive input paths . | ||
Input signal of the resistive input path of the integrator. There are (n) resistive path input signals . | ||
Input signal of the capacitive input path of the integrator. There are (m) capacitive path input signals . | ||
Transconductance of the current DAC. | ||
(1) | ||
Input signal of the current DAC input path. | ||
Resistor of the resistive DAC input path. | ||
Input signal of the resistive DAC input path. |
Design # | Output Expression | |
---|---|---|
D1 | (2) | |
D2 | (3) | |
D3 | (4) | |
D4 | (5) | |
D5 | (6) | |
D6 | (7) |
Coefficient | Definition | |
---|---|---|
Coefficient of the resistive input path. | ||
(8) | ||
Coefficient of the capacitive input path. | ||
(9) | ||
Coefficient of the current DAC input path. | ||
(10) | ||
Coefficient of the resistive DAC input path. | ||
(11) |
Parameter | Definition | |
---|---|---|
Sampling frequency. | ||
(12) | ||
(13) |
Coeff. | Scaling Factor | Coeff. | Scaling Factor | Coeff. | Scaling Factor |
---|---|---|---|---|---|
k12_R | b1_R | k13_R | |||
k23_R | b2_R | k14_R | |||
k34_R | b3_R | k24_R | |||
a1 | b4_R | k12_C | |||
a2 | b1_C | k13_C | |||
a3 | b2_C | k23_C | |||
a4 | b3_C | g32_R | |||
g21_R | |||||
g31_R | |||||
g31_C |
Coeff. | Value | Coeff. | Value | Coeff. | Value |
---|---|---|---|---|---|
k12_R | 0.802 | a1 | −0.356 | k13_R | 0.129 |
k23_R | 0.333 | a2 | −1.158 | k25_R | 0.155 |
k34_R | 0.81 | a3 | −1.403 | k12_C | 0.2 |
k45_R | 0.444 | a4 | −2.04 | k13_C | 0.129 |
b1_R | 0.7 | a5 | −0.58 | k23_C | 0.0737 |
b3_R | 0.45 | g21_R | −0.0377 | TP_3 | 50/Fs |
g43_R | −0.0062 | XP_4 | 0.1 |
Signal | Normalized Swing | Signal | Normalized Swing |
---|---|---|---|
Integrator 1 output | 1.6 | Integrator 4 output | 3 |
Integrator 2 output | 3.4 | Quantizer input | 1.25 |
Integrator 3 output | 2.95 |
Coeff. | Scaling Factor | Coeff. | Scaling Factor | Coeff. | Scaling Factor |
---|---|---|---|---|---|
k12_R | a1 | k13_R | |||
k23_R | a2 | k25_R | |||
k34_R | a3 | k12_C | |||
k45_R | a4 | k13_C | |||
b1_R | a5 | k23_C | |||
b3_R | g21_R | g43_R |
Original SDM | First Part of Verification | Second Part of Verification | Third Part of Verification | ||||
---|---|---|---|---|---|---|---|
Signal | Normalized Swing before Scaling | Scaling Factor | Normalized Swing after Scaling | Scaling Factor | Normalized Swing after Scaling | Scaling Factor | Normalized Swing after Scaling |
Integrator 1 output | 1.6 | F1 = 0.5 | 0.8 | F1 = 1 | 1.62 | F1 = 0.5 | 0.81 |
Integrator 2 output | 3.4 | F2 = 0.25 | 0.85 | F2 = 1 | 3.42 | F2 = 0.25 | 0.855 |
Integrator 3 output | 2.95 | F3 = 0.25 | 0.74 | F3 = 1 | 2.98 | F3 = 0.25 | 0.745 |
Integrator 4 output | 3 | F4 = 0.25 | 0.75 | F4 = 1 | 3.11 | F4 = 0.25 | 0.78 |
Quantizer input | 1.25 | Fq = 1 | 1.25 | Fq = 0.7 | 0.93 | Fq = 0.7 | 0.93 |
Point of Comparison | [5] | [6] | [7] | [30] | This Work |
---|---|---|---|---|---|
SDM architecture | Either feedforward or feedback | Either feedforward or feedback | Feedback | Either feedforward or feedback | Generic architecture (all possible combinations of coefficients are included) |
R feedforward coeff. | Yes | Yes | No | Yes | Yes |
C feedforward coeff. | No | No | No | No | Yes |
R input feedforward coeff. | No | No | No | Yes | Yes |
C input feedforward coeff. | No | No | No | No | Yes |
R resonator | Yes | Yes | No | Yes | Yes |
C resonator | No | No | No | No | Yes |
Integrator model | (1/S) | (1/S) | (1/S) | (1/S) | Multiple models |
Includes adder block | Yes | Yes | No | Yes | Yes |
Includes scaling of the quantizer input | No | No | No | No | Yes |
Includes toolbox for the process automation | No | No | No | Yes | Yes |
Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content. |
© 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/).
Share and Cite
Zaky, B.M.; Hosny, M.A.; Omran, H.A.; Elsayed, H.A. A Systematic Method for Scaling Coefficients of the Continuous-Time Low-Pass ΣΔ Modulator Using a Simulink-Based Toolbox. Eng 2024, 5, 1-16. https://doi.org/10.3390/eng5010001
Zaky BM, Hosny MA, Omran HA, Elsayed HA. A Systematic Method for Scaling Coefficients of the Continuous-Time Low-Pass ΣΔ Modulator Using a Simulink-Based Toolbox. Eng. 2024; 5(1):1-16. https://doi.org/10.3390/eng5010001
Chicago/Turabian StyleZaky, Bishoy M., Mostafa A. Hosny, Hesham A. Omran, and Hussein A. Elsayed. 2024. "A Systematic Method for Scaling Coefficients of the Continuous-Time Low-Pass ΣΔ Modulator Using a Simulink-Based Toolbox" Eng 5, no. 1: 1-16. https://doi.org/10.3390/eng5010001