Next Article in Journal
Power Converters in Power Electronics: Current Research Trends
Next Article in Special Issue
High-Level Synthesis Design for Stencil Computations on FPGA with High Bandwidth Memory
Previous Article in Journal
Correlation in MIMO Antennas
Previous Article in Special Issue
High Level Design of a Flexible PCA Hardware Accelerator Using a New Block-Streaming Method
 
 
Article
Peer-Review Record

A Parallel Timing Synchronization Structure in Real-Time High Transmission Capacity Wireless Communication Systems

Electronics 2020, 9(4), 652; https://doi.org/10.3390/electronics9040652
by Xin Hao 1,2,*, Changxing Lin 1,2 and Qiuyu Wu 1,2,*
Reviewer 1: Anonymous
Reviewer 2: Anonymous
Electronics 2020, 9(4), 652; https://doi.org/10.3390/electronics9040652
Submission received: 15 February 2020 / Revised: 9 April 2020 / Accepted: 10 April 2020 / Published: 16 April 2020
(This article belongs to the Special Issue Emerging Applications of Recent FPGA Architectures)

Round 1

Reviewer 1 Report

This work considers an efficient implementation of a symbol timing recovery algorithm for real-time systems with very large bandwidths. Although the algorithm they describe is not novel, I think their implementation considering a parallel architecture is interesting.

However, English should be extensively revised. For instance, some errors I found in just a couple of paragraphs on page 2:

  • "are two most commonly used" -> "are the two most commonly used".
  • "Zhou and her collaborates have expressed their parallel structure in [18]" -> "have explained".
  • "The main reason that limited their real-time performance is when timing error accumulate [...]" -> "is that when timing error accumulates".
  • "It's also too difficult [...]" -> "It is also too difficult", contractions should be avoided in formal texts.
  • "Real-time communication is a technology urgent [...]" -> "is an urgent technology".
  • The point after this sentence should be changed to a comma.

 

Author Response

Please see the attachment.

Author Response File: Author Response.pdf

Reviewer 2 Report

The work presented in this paper is very interesting and useful to the readers. The authors presented a clear discussion support by simulations and practical implementation on FPGA. This is really good.

Some small details like proper punctuation before and after some equations, and figures captions (missing full stop) should be fixed.

Author Response

Please see the attachment.

Author Response File: Author Response.pdf

Back to TopTop