Next Article in Journal
Dynamic Sliding Mode Control of DC-DC Converter to Extract the Maximum Power of Photovoltaic System Using Dual Sliding Observer
Previous Article in Journal
Rise Time and Peak Current Measurement of ESD Current from Air Discharges with Uncertainty Calculation
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

A Compact, Ultra-Wideband, Transformer-Based Quadrature Signal Generation Network in 45 nm CMOS SOI for 5G Applications

1
School of Integrated Circuits and Electronics, Beijing Institute of Technology, Beijing 100081, China
2
BIT Chongqing Institute of Microelectronics and Microsystems, Chongqing 401332, China
*
Author to whom correspondence should be addressed.
Electronics 2022, 11(16), 2508; https://doi.org/10.3390/electronics11162508
Submission received: 13 July 2022 / Revised: 26 July 2022 / Accepted: 3 August 2022 / Published: 11 August 2022
(This article belongs to the Section Microwave and Wireless Communications)

Abstract

:
In this article, we present an ultra-wideband, fully-differential quadrature signal generation network for 5G applications. The ultra-wideband network is composed of a passive balun and cascaded transformer-based quadrature hybrid. Passive balun converts a single-ended signal to differential with minimum insertion loss, and transformer-based quadrature hybrids are cascaded to suppress I/Q imbalance over an ultra-wide bandwidth. The coupling coefficient of the transformer-based quadrature hybrid is enhanced by adopting vertically stacked multiturn transformer topology to extend operation bandwidth and reduce passive loss and chip area. A novel layout and signal routings are proposed to reduce passive loss, undesired magnetic coupling and I/Q imbalance, making meander lines for phase matching unnecessary. The proposed ultra-wideband quadrature signal generation network is designed in GlobalFoundries 45 nm CMOS SOI process with a core area of 845 μm × 495 μm. The output I/Q magnitude mismatch is less than 0.5 dB from 16 to 60 GHz, and phase mismatch is less than 2° from 16.5 to 54.7 GHz. The input return loss is lower than −10 dB from 22 to 45 GHz, and signal loss varies from 5.74 to 7.4 dB (including 1:2 power splitting and loss from passive balun). The effective image rejection ratio (IRR) is calculated based on I/Q mismatch and is higher than 40 dB from 21.5 to 53.5 GHz.

1. Introduction

The development of modern mobile communication has entered the 5G millimeter-wave era. The new standard of 5G, which operates at 24–29 GHz and 37–43 GHz, provides higher bandwidth and Gb/s data rate, enabling various applications, such as wireless system and mobile phone user communication. Growing demands for 5G mobile equipment increase the research interest in advanced millimeter-wave 5G circuit design and block integration [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16].
Generally, a 5G base station is arranged to cover a 100–300 m radius [11], which means that millimeter-wave data links could suffer from a large space loss and atmospheric attenuation such a long distance. In order to improve millimeter-wave data-link performance and increase spatial diversity, phased-array, as well as multiple-input and multiple-output (MIMO) architectures, are widely proposed and extensively utilized. Several narrow-band low noise amplifiers (LNA) and phased-array systems have been demonstrated for 5G application, but they actually operate either at 28 GHz or 39 GHz [3,4,5,6,7,8,9,10]. They fail to cover the whole 5G standard frequency band with a single system. Multiple phased-arrays are therefore cointegrated to cover the whole 5G frequency band, which would substantially increase chip size and power consumption. Therefore, it is desirable to design a phased-array system covering the whole 5G frequency band (23–44 GHz). Recently reported wideband phased-array beamformers, LNAs, power amplifiers (PA) and T/R switches have achieved decent performance and great success [12,13,14,15,16], making it possible to support 23–44 GHz operation using a single system.
In 5G wideband receivers, quadrature signals have been widely used to perform beamforming (together with vector modulator) and avoid image jamming. Figure 1 demonstrates one such application in image rejection. A single-ended LO signal is first converted to a differential signal by using a passive balun and fed to an I/Q signal generation network. Then, a differential quadrature LO signal down-converts the RF signal in mixers. After the down-conversion operation, the differential quadrature signal is amplified in an IF variable-gain amplifier (VGA) and then combined.
IRR highly depends on the quality of the quadrature signal, i.e., phase mismatch and magnitude mismatch. However, it is a great challenge to generate a perfectly matched quadrature signal that supports wideband 5G applications. RC-CR polyphase filters (PPFs) [17] are popular for low-RF frequency bands due to their relatively compact size and simplicity. The quadrature signal generation bandwidth could be extended by cascading multiple stages of RC-CR PPFs. However, in the 5G frequency band, the resistive components in the signal path attenuate RF signal substantially. Moreover, RC-CR PPFs are sensitive to process mismatch [16] and vulnerable to load impedance variation. A quadrature all-pass filter (QAF) network is another possible solution to generate an I/Q signal. In QAF networks, I/Q errors due to load capacitance could be suppressed by adding series-resistive components at the cost of higher signal loss. A inductive compensation network can also be added at the output to reduce its load sensitivity and achieve voltage peaking [16] but with a substantial increase in chip area. Moreover, the I/Q signal quality of QAF networks (roughly 5° phase imbalance and 0.5 dB magnitude imbalance) cannot satisfy the requirement of an image rejection ratio (IRR) higher than 30 dB (IRR > 30 dB typically requires the phase and magnitude mismatch to be <3° and <0.25 dB, respectively [12]). Without I/Q signal generation, a front-end with IRR greater than 75 dB was achieved in [15] by properly designing the frequency plan and adopting a high-pass filter in LNA but at the expense of higher noise figure (NF) and design complexity.
In [18], ultra-wideband quadrature signal generation was achieved with state-of-art I/Q balance performance by cascading transformer-based quadrature hybrids (without resistive components). Compared with a single-stage transformer-based quadrature hybrid [19,20], the I/Q imbalance of the quadrature signal generation network in [18] was highly suppressed, and bandwidth was extended significantly, making ultra-wideband, precise and low-loss I/Q signal generation possible. However, relatively long meander lines (for phase matching) and signal routes introduce extra loss and increase chip area and design complexity. Moreover, coupling coefficient k could be further enhanced to reduce loss and minimize layout footprint.
In this paper, a compact and ultra-wideband quadrature signal generation network (shown in Figure 1) is proposed for 5G applications. The wideband passive balun is designed to achieve minimum loss, and the I/Q generation network is optimized for wideband operation, low loss and compact area.
This article is organized as follows. In Section 2, we introduce the characteristics of the GlobalFoundries 45 nm CMOS SOI process. In Section 3, we present the proposed transformer-based quadrature hybrid, its detailed operation principles and circuit implementation. In Section 4, we describe the design details of the proposed ultra-wideband I/Q signal generation network. In Section 5, we present the simulation results and a performance comparison with reported I/Q generation schemes. Finally, in Section 6, we draw conclusions.

2. Technology

The ultra-wideband quadrature signal generation network described in this paper is designed in the GlobalFoundries 45 nm CMOS SOI process. The process provides seven copper metal layers and one aluminum top metal layer, which is generally used to implement measurement PADs, wire bonding and high-density MIM capacitors. A cross-section view of the metal stacks is shown in Figure 2, together with the thickness of each metal layer. As an important characteristic of CMOS SOI technology, one buried oxide layer is located beneath the metal stacks, which could reduce the loss from silicon substrate compared with standard CMOS technology. Owing to the top-three thick metal layers (OA, OB and LD), a 300 pH spiral inductor designed in OB layer could achieve a simulated Q of 20 at 30 GHz. Figure 2 also shows a coplanar waveguide (CPW) transmission line, where signal is propagated in the OB layer and M1-LD could be stacked as ground wall to reduce magnetic coupling between neighboring passive components.
In addition, the OA and OB layers have the same thickness and sheet resistance, with the potential to provide similar magnitude and phase performance in a hybrid quadrature coupler. In this way, the quadrature signal generation network proposed in this article is mainly built in OA and OB layers.

3. Transformer-Based Quadrature Hybrid

A quadrature hybrid is a four-port (input, through, coupled and isolate) network composed of two transmission lines, as shown in Figure 3a. When the input port is connected to a signal source, mutual magnetic coupling occurs between two transmission lines, known as inductive coupling. Capacitive coupling is provided by the capacitor between two transmission lines. Inductive and capacitive coupling are both utilized in the quadrature hybrid to achieve matched quadrature signals at the through port and coupled port.
Applying even-mode and odd-mode analysis to the quadrature hybrid, as shown in Figure 3b,c, the voltage and current equation of transmission line can be expressed as [21]:
V ( z ) = V + ( e j β l + Γ e j β l )
I ( z ) = V Z c + ( e j β l Γ e j β l )
where Z c is the characteristic impedance of the transmission line; β is the phase shift of a unit-length transmission line; l is the electrical length of the transmission line; and Γ is the reflection factor, which is expressed as:
Γ = Z 0 Z c Z 0 + Z c
When the even-mode and odd-mode signals are applied to the transmission lines, the following equations are satisfied due to symmetry:
V 1 e = V 3 e
V 2 e = V 4 e
V 1 o = V 3 o
V 2 o = V 4 o
where V 1 e , V 2 e , V 3 e and V 4 e are the node voltages in even-mode at nodes 1, 2, 3 and 4, respectively; V 1 o , V 2 o , V 3 o and V 4 o are the node voltages in odd-mode at nodes 1, 2, 3 and 4, respectively. Therefore, the input impedance in even-mode and odd-mode can be calculated as:
Z i n e = Z 0 e Z 0 + j Z 0 e tan β l Z 0 e + j Z 0 tan β l
Z i n o = Z 0 o Z 0 + j Z 0 o tan β l Z 0 o + j Z 0 tan β l
where Z 0 = Z 0 e Z 0 o . With the voltage relationship, we have:
V 1 e = V s Z i n e Z i n e + Z 0
I 1 e = V s Z i n e + Z 0
V 1 o = V s Z i n o Z i n o + Z 0
I 1 o = V s Z i n o + Z 0
where I 1 e and I 1 o are the current flows into node 1 in even-mode and odd-mode, respectively. By substituting (8)–(9) into (10)–(13) and taking the superstition method into consideration, the voltage at each port ( V 1 , V 2 , V 3 and V 4 ) can be expressed as:
V 1 = V 1 e + V 1 0 = V s
V 2 = V 2 e + V 2 o = V s 1 C 2 1 C 2 cos β l + j sin β l
V 3 = V 3 e + V 3 o = V s j C tan β l 1 C 2 + j tan β l
V 4 = V 4 e + V 4 o = 0
where C = ( Z 0 e Z 0 o ) / ( Z 0 e + Z 0 o ) is the voltage coupling coefficient. When the length of the transmission line is equal to λ / 4 , namely β l = π / 2 , (14)–(17) are simplified as:
V 2 V s = j 1 C 2
V 3 V s = C
When C = 2 / 2 , perfect quadrature signals with same magnitude and 90° phase difference are generated at the coupled port and through port.
The transmission line quadrature hybrid can achieve a matched I/Q signal at the output ports, but the chip area occupied by the λ / 4 transmission line is considerably large, especially in the low-RF frequency band. However, a transmission line hybrid could be realized by transformers with a compact chip area and similar I/Q balance performance. Figure 4 shows the equivalent lumped-element circuit of a fully differential transformer-based quadrature hybrid. Leakage and series losses of inductors are represented by an inductor in parallel with the resistor. Similar to the transmission line quadrature hybrid, a transformer-based quadrature hybrid has four ports: input, coupled (CPL), through (THRU) and isolate (ISO). It also utilizes inductive coupling (provided by transformers 1 and 2) and capacitive coupling (provided by the parasitic capacitor Cm) to generate I/Q signal at the through port and coupled port. The isolate port is connected to Z0 ( 100 Ω ), which is the matched impedance of the port.
Figure 5 shows the 3D EM model of the proposed quadrature hybrid, wherein two transformers are folded and stacked so that the quadrature hybrid occupies only one inductor footprint. The inductors on the routes from input port to through port are designed in the OB layer (purple spiral polylines), inductors on the routes from coupled port to isolate port are designed in the OA layer (orange spiral polylines) and crossovers are designed in the LD and UA layers. Ground walls composed of M1-LD layers are placed around the quadrature hybrid to serve as a signal return path and to improve magnetic coupling isolation. With a proper design, it will produce a 90° phase difference between coupled port and through port at a given frequency. A 100 Ω resistor is placed at the isolate port to avoid signal reflection and improve impedance matching. The whole layout is symmetric in order to reduce magnitude and phase mismatch, except crossovers. The width of all metal polylines is 6μm, and the space between them is 10 μm. The layout size of the proposed quadrature hybrid is only 220 μm × 160 μm.
The quadrature hybrid proposed in this article has the following advantages over the hybrids presented in [18,19]: (1) a vertically stacked, multiturn transformer topology is adopted, enhancing the magnetic coupling coefficient (0.89) between transformers 1 and 2 so that a more compact layout, lower passive loss and a wider quadrature balance bandwidth can be achieved; (2) signal routes from input port to through port and from coupled port to isolate port are properly designed in OA and OB layers with same thickness and sheet resistance, which could reduce intrinsic magnitude and phase imbalance; (3) the coupling capacitor Cm shown in Figure 5 is absorbed in parasitic capacitance between metal spiral polylines. The absence of coupling capacitor results in a smaller chip area and removes modeling uncertainty. The advantages are justified by the following simulation results.
Figure 6 presents the simulation results of the proposed quadrature hybrid, the port definition of which is shown in Figure 5. Figure 6a shows that the return loss of input, through and coupled ports are all below −10 dB from 10 GHz to 60 GHz; the insertion loss of coupled and through ports are better than −5 dB (including 3 dB from 1:2 power dividing) from 20 GHz to 60 GHz; and the insertion loss is 3.6 dB at 29 GHz (also including 3 dB from power splitting), which is the perfect magnitude matched point. Figure 6b shows the magnitude and phase imbalance of the quadrature hybrid. The magnitude mismatch is below 2 dB from 20.5 GHz to 60 GHz, and the phase mismatch is below 5° from 10 GHz to 45 GHz, which demonstrates the wideband operation capability of the proposed quadrature hybrid.

4. Transformer-Based Ultra-Wideband I/Q Signal Generation

As demonstrated in the previous section, our proposed quadrature hybrid has the capability to generate a fully differential I/Q signal over a wide bandwidth. However, due to limited perfect phase balance bandwidth, it fails to satisfy a wideband frontend targeted at the 5G frequency band. For example, the magnitude mismatch is still below 1 dB from 37 GHz to 43 GHz, whereas the phase mismatch is larger than 3°, which means that the front end cannot achieve an IRR > 30 dB (phase mismatch <3° with magnitude mismatch <0.25 dB) with only one quadrature hybrid.
However, the I/Q imbalance could be considerably suppressed by cascading quadrature hybrid unit stages after a quadrature hybrid [18]. The block diagram is depicted in Figure 7. The quadrature hybrid unit stage is composed of two identical quadrature hybrids in a symmetric manner and an eight-to-four signal combination route, so the unit stage has two differential input ports and four differential output ports. The operation principles of transformer-based quadrature hybrid unit stage are demonstrated as follows. The transformer-based quadrature hybrid first converts a fully-differential signal into two fully-differential quadrature signals at the output ports. Two pairs of differential signals are then fed to the first transformer-based quadrature hybrid unit stage. As a result, two differential signals with 90° phase difference are generated at the output of the first unit stage after signal combination and connected to the second unit stage. The common-mode and differential-mode characteristics of the transformer-based quadrature hybrid unit stage will suppress I/Q imbalance that originates from the previous circuits [18]. Finally, two differential signals with high-quality quadrature performance occur at the output of the nth transformer-based quadrature hybrid unit stage.
Figure 8 shows the signal combination mechanism in the transformer-based quadrature hybrid unit stage. Two quadrature differential signals are fed to the unit stage after the quadrature hybrid. A pair of differential signals is connected to quadrature hybrid A (represented by black lines in the upper part of the quadrature hybrid unit stage in Figure 7) in the unit stage, whereas another signal is fed to quadrature hybrid B (represented by gray lines in bottom part of the quadrature hybrid unit stage in Figure 7). Therefore, at the output of the unit stage, there are total eight output signals but with only four different phases, which is also shown in Figure 8. In this way, eight output signals can be combined and converted into two quadrature differential signals. For example, the output 0° signal is composed of an input 0° signal passing through the THRU port in quadrature hybrid A and an input −90° signal passing through the CPL port in quadrature hybrid B. The signal combination operation of the transformer-based quadrature hybrid unit stage can average out existing phase/magnitude imbalance from previous stages.
The 3D EM model of proposed ultra-wideband two-stage cascaded transformer-based quadrature hybrid (composed of a transformer-based quadrature hybrid and one transformer-based quadrature hybrid unit stage) is depicted in Figure 9, together with circuit blocks and port notations. Ground walls from M1 to LD are placed around each block to improve the magnetic coupling isolation. The input port is driven by a 100 Ω differential port, and two output ports are each terminated with a 100 Ω differential port.
In the transformer-based quadrature hybrid unit stage presented in [12,18], the differential signal routes between the quadrature hybrid and unit stage are quite long, which increases the chip area and design complexity. Additionally, the meander lines for phase matching adopted in [18] increase chip area and introduce extra passive loss. In this article, ports, unit stages, signal routing lines and signal combination routes are carefully arranged. Therefore, the length of signal routing lines is minimized to reduce I/Q imbalance, and a meander transmission line is not necessary. Moreover, in order to reduce phase/magnitude mismatch generated by undesired magnetic coupling, ground walls from M1 to LD are placed around each quadrature hybrid. In this way, the quadrature hybrids can be arranged closer to each other to further reduce chip area and length of signal routing lines.
Before the cascaded transformer-based quadrature hybrid, a wideband passive balun converts the single-ended signal into a differential signal, as shown in Figure 10. The primary and secondary coils of the balun are implemented using OB and OA layers, respectively. The coupling factor between the primary and secondary coils is 0.72, and the core balun size is 186 μm × 176 μm. Series and shunt capacitors are added at the input and output terminals of balun to achieve wideband impedance matching. The simulated balun insertion loss is <2 dB, with an input return loss <−10 dB at 22.5–49 GHz, as shown in Figure 11.

5. Simulation Results

The proposed ultra-wideband I/Q signal generation network is designed in GlobalFoundries 45 nm CMOS SOI process. Full-wave electromagnetic simulator Ansys and Cadence Virtuoso were used to simulate the circuit. The layout of I/Q signal generation network is shown in Figure 12, with a core chip area of 845 μm × 495 μm (including input passive balun), demonstrating a compact layout footprint.
Figure 13 shows the typical S-parameter results of the proposed I/Q signal generation network. The input return loss is lower than −10 dB from 22 GHz to 45 GHz, which validates wideband operation capability of the proposed network. The minimum passive insertion loss of the I/Q generation network is only 5.74 dB at 25 GHz and increases to 7.4 dB at 45 GHz (including 3 dB contribution from 1:2 power splitting and loss from passive balun). Therefore, the passive loss of the core cascaded transformer-based quadrature hybrid is only 1.9 dB at 25 GHz and increases to 2.9 dB at 45 GHz. S-parameter results validate the design methodology of our proposed I/Q generation network for wideband and low-loss characteristics.
For an I/Q signal, the phase imbalance is defined as:
Phase   Imbalance =   90 o - Phase (   I _ Output   ,   Input   ) - Phase (   Q _ Output   ,   Input   )
The magnitude imbalance is defined as:
Magnitude   Imbalance = dB (   I _ Output   ,   Input   ) - dB (   Q _ Output   ,   Input   )
The phase/magnitude imbalance of the proposed I/Q generation network is depicted in Figure 14. The phase imbalance is lower than 2° from 16.5 GHz to 54.7 GHz and lower than 5° from 12 GHz to 59 GHz. The magnitude imbalance is lower than 0.5 dB at 16–60 GHz and lower than 1 dB from 13 GHz to 60 GHz. The phase/magnitude imbalance performance of our proposed I/Q generation network demonstrates its ability to output ultra-precise, fully-differential quadrature signals over an extremely wide bandwidth.
The quality of I/Q signal (including phase and magnitude imbalance) is often evaluated using IRR [12], which can be calculated as:
IRR = ( 1 + ε ) 2 + 2 ( 1 + ε ) cos ( Δ θ ) + 1 ( 1 + ε ) 2 2 ( 1 + ε ) cos ( Δ θ ) + 1
where ε is the magnitude imbalance, and Δ θ is the phase imbalance. When ε and Δ θ are both small, IRR can be simplified as [22]:
IRR 4 ε 2 + Δ θ 2
The IRR of the proposed I/Q signal generation network is calculated and plotted in Figure 15, together with the IRR of transformer-based quadrature hybrid. Both circuits are loaded with 100 Ω resistor at differential I/Q output ports. The transformer-based quadrature hybrid can only achieve >30 dB IRR from 28 GHz to 30 GHz and >20 dB IRR from 22 GHz to 50 GHz, which indicates that the quadrature hybrid cannot generate a precise I/Q signal over a wide bandwidth, whereas our proposed I/Q generation network achieves >30 dB IRR from 16.5 GHz to 56 GHz and >40 dB IRR from 21.5 GHz to 53.5 GHz. Compared with one-stage quadrature hybrid, the proposed I/Q generation network can support an ultra-high IRR over a wide bandwidth without calibration.
Table 1 summarizes the performance of our proposed ultra-wideband quadrature signal generation network and presents a comparison with state-of-the-art quadrature generation schemes. Figure 16 presents a comparison in terms of figure. The quadrature all-pass filter in [16] and the one-stage transformer-based quadrature hybrid in [19,20] can only provide a matched I/Q signal over a narrow bandwidth, limiting their applications in wideband 5G transceivers. An RC-CR filter can generate an I/Q signal with a high IRR over wide bandwidth but with substantially high signal loss and vulnerability to process variation. The network proposed in [18] can provide I/Q signal with an IRR > 30 dB over a wider bandwidth. However, the scheme, which is composed of three stages of transformer-based poly phase network, results in extra signal loss and chip area. Compared with wideband I/Q signal network presented in [12], the ultra-wideband quadrature signal generation network proposed in this paper can generate matched I/Q signal with a higher IRR over a wider bandwidth.

6. Conclusions

In this paper, an ultra-wideband, fully-differential quadrature signal generation network is described and analyzed in detail. In order to generate an I/Q signal with perfectly matched I/Q balance in the entire 5G frequency band, a transformer-based quadrature hybrid is cascaded to suppress I/Q imbalance. Multiturn transformers are stacked vertically to enhance the coupling coefficient of the transformer-based quadrature hybrid. The layout of the cascaded transformer-based quadrature hybrid is carefully arranged to minimize intrinsic passive loss, as well as undesired I/Q imbalance. Magnetic coupling is minimized by adding ground wall shield between neighboring circuit blocks; thus, the quadrature hybrids can be placed in a compact manner to save chip area. Designed in GlobalFoundries 45 nm CMOS SOI process, our proposed ultra-wideband quadrature signal generation network shows excellent I/Q balance performance. The output I/Q magnitude mismatch is lower than 0.5 dB at 16 GHz –60 GHz, and the phase mismatch is lower than 2° from 16.5 GHz to 54.7 GHz. The IRR is higher than 40 dB from 21.5 GHz to 53.5 GHz. The input return loss is better than −10 dB at 22–45 GHz, with signal attenuation varying from 5.74 dB to 7.4 dB (including 1:2 power splitting and loss from passive balun). The results of our proposed I/Q signal generation network validate its ability to provide an ultra-precise, fully-differential quadrature signal with compact chip area, low loss and ultra-wide bandwidth.

Author Contributions

Conceptualization, investigation and writing—original draft preparation, Y.Z.; methodology, writing—review and editing and supervision, X.L. (Xuzhi Liu), Z.L. and X.L. (Xiaoran Li); methodology, supervision and funding acquisition, Q.Q. All authors have read and agreed to the published version of the manuscript.

Funding

This work was supported by the National Natural Science Foundation of China under Grant 62101038 and Grant 61801027 and the Beijing Nova Program of Science and Technology under Grant number Z191100001119078.

Conflicts of Interest

The authors declare no conflict of interest.

References

  1. MElkholy, S.; Shakib, J.; Dunworth, V.; Aparin, K.; Entesari, A. Wideband variable gain LNA with high OIP3 for 5G using 40-nm bulk CMOS. IEEE Microw. Wirel. Compon. Lett. 2018, 28, 64–66. [Google Scholar] [CrossRef]
  2. Yin, Y.; Zihir, S.; Kanar, T.; Rebeiz, G.M. A 37–42 GHz 8 × 8 phased array for 5G communication systems with 48–50 dBm EIRP. In Proceedings of the 2019 IEEE MTT-S International Microwave Symposium (IMS), Boston, MA, USA, 2–7 June 2019; pp. 480–484. [Google Scholar]
  3. Chen, Z.; Jang, Z.; Liu, Z.; Cheng, Y.; Zhang, L.; Chen, D.; Zhang, J.; Sun, S.; Dong, J.; Liu, P.; et al. A 256-QAM 39 GHz dual-channel transceiver chipset with LTCC package for 5G communication in 65 nm CMOS. In Proceedings of the 2018 IEEE/MTT-S International Microwave Symposium-IMS, Philadelphia, PA, USA, 10–15 June 2018; pp. 1476–1479. [Google Scholar]
  4. Nafe, A.; Sayginer, M.; Kibaroglu, K.; Rebeiz, G.M. 2 × 64 dual polarized dual-beam single-aperture 28 GHz phased array with high cross-polarization rejection for 5G polarization MIMO. In Proceedings of the 2019 IEEE MTT-S International Microwave Symposium (IMS), Boston, MA, USA, 2–7 June 2019; pp. 484–487. [Google Scholar]
  5. Dunworth, J.D.; Homayon, A.; Ku, B.; Ou, Y.; Charkaborty, K.; Liu, G.; Segoria, T.; Lerdworatawee, J.; Qualcomm, P.J. A 28 GHz bulk-CMOS dual-polarization phased array transceiver with 24 channels for 5G user and base station equipment. In Proceedings of the 2018 IEEE International Solid-State Circuits Conference-(ISSCC), San Francisco, CA, USA, 11–15 February 2018; pp. 70–72. [Google Scholar]
  6. Yang, B.; Yu, Z.; Lan, J.; Zhang, R.; Zhou, J.; Hong, W. Digital beam forming-based massive MIMO transceiver for 5G millimeter-wave communication. IEEE Trans. Microw. Theory Techn. 2018, 66, 3403–3418. [Google Scholar] [CrossRef]
  7. Kibaroglu, K.; Sayginer, M.; Phelps, T.; Rebeiz, G.M. A 64-element 28-GHz phased-array transceiver with 52-dBm EIRP and 8–12-Gb/s 5G link at 300 meters without any calibration. IEEE Trans. Microw. Theory Techn. 2018, 66, 5796–5811. [Google Scholar] [CrossRef]
  8. Ustundag, B.; Kibaroglu, K.; Sayginer, M.; Rebeiz, G.M. A wideband high-power multi-standard 23–31 GHz 2 × 2 quad beamformer chip in SiGe with >15 dBm OP1dB per channel. In Proceedings of the 2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), Philadelphia, PA, USA, 10–12 June 2018; pp. 60–63. [Google Scholar]
  9. Wang, Y.; Wu, R.; Okada, K. A compact 39-GHz 17.2-dBm power amplifier for 5G communication in 65-nm CMOS. In Proceedings of the 2018 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT), Melbourne, VIC, Australia, 15–17 August 2018; pp. 1–3. [Google Scholar]
  10. Pang, J.; Li, Z.; Kubozoe, R.; Luo, X.; Wu, X.; Wang, Y.; You, D.; Fadila, A. 21.1 a 28GHz CMOS phased-array beamformer utilizing neutralized bi-directional technique supporting dual-polarized MIMO for 5G NR. In Proceedings of the 2019 IEEE International Solid-State Circuits Conference-(ISSCC), San Francisco, CA, USA, 17–21 February 2019; pp. 344–346. [Google Scholar]
  11. Kodak, U.; Rebeiz, G.M. A 5G 28-GHz common-leg T/R frontend in 45-nm CMOS SOI with 3.7-dB NF and −30-dBc EVM with 64-QAM/500-MBaud modulation. IEEE Trans. Microw. Theory Techn. 2019, 67, 318–331. [Google Scholar] [CrossRef]
  12. Huang, M.-Y.; Chi, T.; Li, S.; Huang, T.-Y.; Wang, H. A 24.5–43.5-GHz ultra-compact CMOS receiver front end with calibration-free instantaneous full-band image rejection for multiband 5G massive MIMO. IEEE J. Solid State Circuits 2020, 55, 1177–1186. [Google Scholar] [CrossRef]
  13. Cui, B.; Long, J.R.; Harame, D.L. A 1.7-dB minimum NF, 22–32 GHz low-noise feedback amplifier with multistage noise matching in 22-nm SOI-CMOS. IEEE Radio Freq. Integr. Circuits Symp. 2019, 55, 211–214. [Google Scholar]
  14. Li, T.-W.; Huang, M.-Y.; Wang, H. Millimeter-wave continuous mode power amplifier for 5G MIMO applications. IEEE Trans. Microw. Theory Techn. 2019, 67, 3088–3098. [Google Scholar] [CrossRef]
  15. Gao, L.; Ma, Q.; Rebeiz, G.M. A 20–44-GHz Image-Rejection Receiver With >75-dB Image-Rejection Ratio in 22-nm CMOS FD-SOI for 5G Applications. IEEE Trans. Microw. Theory Techn. 2020, 68, 2823–2832. [Google Scholar] [CrossRef]
  16. Gao, L.; Rebeiz, G.M. A 20–42-GHz IQ Receiver in 22-nm CMOS FD-SOI With 2.7–4.2-dB NF and −25-dBm IP1dB for Wideband 5G Systems. IEEE Trans. Microw. Theory Techn. 2021, 69, 4951–4960. [Google Scholar] [CrossRef]
  17. Stadius, K.; Rapinoja, T.; Kaukovuori, J.; Ryynanen, J.; Halonen, K. Multitone fast frequency-hopping synthesizer for UWB radio. IEEE Trans. Microw. Theory Tech. 2007, 55, 1633–1641. [Google Scholar] [CrossRef]
  18. Park, J.S.; Wang, H. A transformer-based poly-phase network for ultra-broadband quadrature signal generation. IEEE Trans. Microw. Theory Tech. 2015, 63, 4444–4457. [Google Scholar] [CrossRef]
  19. Park, J.; Kousai, K.; Wang, H. A fully differential ultra-compact broadband transformer based quadrature generation scheme. In Proceedings of the 2013 IEEE Custom Integrated Circuits Conference, San Jose, CA, USA, 22–25 September 2013; pp. 1–4. [Google Scholar]
  20. Frye, R.C.; Kapur, S.; Melville, R. A 2-GHz quadrature hybrid implemented in CMOS technology. IEEE J. Solid-State Circuits 2003, 38, 550–555. [Google Scholar] [CrossRef]
  21. Pozar, D.M. Microwave Engineering, 4th ed.; Wiley: New York, NY, USA, 2011. [Google Scholar]
  22. Razavi, B. RF Microelectronics, 2nd ed.; Prentice-Hall: Upper Saddle River, NJ, USA, 2012. [Google Scholar]
Figure 1. Wideband 5G receiver with quadrature signal generation and combination.
Figure 1. Wideband 5G receiver with quadrature signal generation and combination.
Electronics 11 02508 g001
Figure 2. Cross-section view of GlobalFoundries 45 nm CMOS SOI metal stacks.
Figure 2. Cross-section view of GlobalFoundries 45 nm CMOS SOI metal stacks.
Electronics 11 02508 g002
Figure 3. (a) Schematic representation of the transmission line quadrature hybrid, as well as its (b) even-mode circuit and (c) odd-mode circuit.
Figure 3. (a) Schematic representation of the transmission line quadrature hybrid, as well as its (b) even-mode circuit and (c) odd-mode circuit.
Electronics 11 02508 g003
Figure 4. Equivalent model of a fully differential transformer-based quadrature hybrid.
Figure 4. Equivalent model of a fully differential transformer-based quadrature hybrid.
Electronics 11 02508 g004
Figure 5. 3D EM model of the proposed transformer-based quadrature hybrid.
Figure 5. 3D EM model of the proposed transformer-based quadrature hybrid.
Electronics 11 02508 g005
Figure 6. (a) Simulated S-parameters of the proposed transformer-based quadrature hybrid. (b) Magnitude (blue line) and phase (red line) mismatch of the proposed transformer-based quadrature hybrid.
Figure 6. (a) Simulated S-parameters of the proposed transformer-based quadrature hybrid. (b) Magnitude (blue line) and phase (red line) mismatch of the proposed transformer-based quadrature hybrid.
Electronics 11 02508 g006
Figure 7. Block diagram of cascaded transformer-based quadrature hybrid.
Figure 7. Block diagram of cascaded transformer-based quadrature hybrid.
Electronics 11 02508 g007
Figure 8. Polyphase signal combination scheme.
Figure 8. Polyphase signal combination scheme.
Electronics 11 02508 g008
Figure 9. 3D EM model of the proposed cascaded transformer-based quadrature hybrid.
Figure 9. 3D EM model of the proposed cascaded transformer-based quadrature hybrid.
Electronics 11 02508 g009
Figure 10. 3D EM model of a passive balun.
Figure 10. 3D EM model of a passive balun.
Electronics 11 02508 g010
Figure 11. Simulated S-parameters of a passive balun.
Figure 11. Simulated S-parameters of a passive balun.
Electronics 11 02508 g011
Figure 12. Layout of the proposed ultra-wideband quadrature signal generation network.
Figure 12. Layout of the proposed ultra-wideband quadrature signal generation network.
Electronics 11 02508 g012
Figure 13. S-parameters of the proposed ultra-wideband I/Q signal generation network.
Figure 13. S-parameters of the proposed ultra-wideband I/Q signal generation network.
Electronics 11 02508 g013
Figure 14. Magnitude (red line) and phase (blue line) mismatch of the proposed ultra-wideband I/Q signal generation network.
Figure 14. Magnitude (red line) and phase (blue line) mismatch of the proposed ultra-wideband I/Q signal generation network.
Electronics 11 02508 g014
Figure 15. IRR of the proposed I/Q signal generation network.
Figure 15. IRR of the proposed I/Q signal generation network.
Electronics 11 02508 g015
Figure 16. Comparison of wideband IRR performances [12,17,18,20].
Figure 16. Comparison of wideband IRR performances [12,17,18,20].
Electronics 11 02508 g016
Table 1. Performance summary and comparison.
Table 1. Performance summary and comparison.
ReferenceTypeFrequency Range (GHz)Gain (dB)I/Q Mag/Phase Error (dB/deg)IRR (dB)Chip Size (μm2)
This Work aPassive balun + two-stage cascaded transformer-based quadrature hybrid21.5–53.5−2.74 (−1.9 c) 0.13 / 1.2 >40845 × 495 d
[12] bTwo-stage transformer-based differential I/Q network25–50−2.1 0.15 / 1.8 >35.2330 × 425
[16] aQuadrature all-pass filter17–41.3+3 1 / 5 -240 × 410
[17] bThree-stage RC-CR polyphase filter2.5–10−10->35-
[18] bThree-stage transformer-based polyphase network3.7–22.5−3.65 0.5 / 2 >30772 × 925
[19] bFolded transformer-based quadrature hybrid4.75–5.41−0.82 0.5 / 3.8 -260 × 260
[20] bSingle-ended transformer-based quadrature hybrid1.95–2.05−1.7->30390 × 350
a simulation, b measurement, c without passive balun, d including passive balun.
Publisher’s Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Share and Cite

MDPI and ACS Style

Zhu, Y.; Liu, X.; Li, X.; Liu, Z.; Qi, Q. A Compact, Ultra-Wideband, Transformer-Based Quadrature Signal Generation Network in 45 nm CMOS SOI for 5G Applications. Electronics 2022, 11, 2508. https://doi.org/10.3390/electronics11162508

AMA Style

Zhu Y, Liu X, Li X, Liu Z, Qi Q. A Compact, Ultra-Wideband, Transformer-Based Quadrature Signal Generation Network in 45 nm CMOS SOI for 5G Applications. Electronics. 2022; 11(16):2508. https://doi.org/10.3390/electronics11162508

Chicago/Turabian Style

Zhu, Yuzhe, Xuzhi Liu, Xiaoran Li, Zicheng Liu, and Quanwen Qi. 2022. "A Compact, Ultra-Wideband, Transformer-Based Quadrature Signal Generation Network in 45 nm CMOS SOI for 5G Applications" Electronics 11, no. 16: 2508. https://doi.org/10.3390/electronics11162508

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop