Next Article in Journal
CMOS Design of Chaotic Systems Using Biquadratic OTA-C Filters
Next Article in Special Issue
A Survey of Short-Range Wireless Communication for Ultra-Low-Power Embedded Systems
Previous Article in Journal
A Low-Power BL Path Design for NAND Flash Based on an Existing NAND Interface
Previous Article in Special Issue
Design of a Low-Power Delay-Locked Loop-Based 8× Frequency Multiplier in 22 nm FDSOI
 
 
Article

Article Versions Notes

J. Low Power Electron. Appl. 2024, 14(1), 13; https://doi.org/10.3390/jlpea14010013
Action Date Notes Link
article xml file uploaded 29 February 2024 09:37 CET Original file -
article xml uploaded. 29 February 2024 09:37 CET Update https://www.mdpi.com/2079-9268/14/1/13/xml
article pdf uploaded. 29 February 2024 09:37 CET Version of Record https://www.mdpi.com/2079-9268/14/1/13/pdf
article html file updated 29 February 2024 09:38 CET Original file https://www.mdpi.com/2079-9268/14/1/13/html
Back to TopTop