A Unified Rule-Based Small-Signal Modelling Technique for Two-Switch, Non-Isolated DC–DC Converters in CCM
Abstract
:1. Introduction
- Time consuming: the two main steps (i.e., averaging and linearization) present in all these schemes require increased computational effort, and thus constitute the bulk of the time requirements of the respective scheme;
- Intractable mathematics with higher-order systems: the number of equations increase with an increase in reactive components of a circuit, and the manipulation of such equations can easily become intractable;
- Limited validation of accuracy: To date the only way one can validate the accuracy of the resultant transfer function is mainly limited to model order which is linked to the number of reactive components in a circuit, i.e., four reactive components, implies fourth order circuit. Secondly, the presence of the right-half plane zero (RHPZ) in boost and buck-boost topologies. These methods are not sufficient to verify model accuracy since each coefficient of the transfer function has an influence on the performance of the analysed component. Thus, a more rigorous accuracy verification scheme is needed;
- Lack of unified analysis: Most converters are treated in isolation; fewer works attempt to report a unified approach for DC–DC converter modelling. Even when a unified approach is considered, attributes such as converter cell [26], converter order [26,33] and functionality [22,23,24] are used as discriminants. Such an approach requires a repeat of the modelling steps and corresponding dynamic analysis for any other converter variant.
- Intractable mathematics with higher-order systems: the proposed modelling scheme directly computes the coefficients of the numerator and denominator polynomials of the transfer functions, which maintains tractability even for higher order converters;
- Limited validation of accuracy: the inherent coefficient-based derivation process of the proposed modelling scheme achieves a more refined and rigorous accuracy verification scheme as compared with current verification methods;
- Lack of unified analysis: in the proposed modelling scheme, the converter cell, converter order or converter functionality are nullified as discriminants in the derivation process.
2. Development of the Modelling Scheme
- The same number and form of ‘flow graph nodes’ are present for converters with an equal number of components, i.e., the flow graph nodes shown in Figure 1 will be the same for the buck and buck–boost converters;
- The establishment of flow graph branches is a function of element position and switching action;
- Small-signal modelling of the switching action is standardized in the derivation process as shown in Figure 2. As such, element position is the only variable which can dictate the form of the resultant model.
2.1. Identifying Influential Element and Its Variants
2.2. Introducing Model’s Standard Form
Component Numbering
2.3. Additional Attributes for Modelling Group G Converters
2.4. Computing Steady State Votage Convertion Raito
2.5. Converter Non-Linearity Considerations
2.6. Final Modelling Considerations
3. Proposed Modelling Scheme for the SPDT Group
3.1. Control-to-Output Voltage Transfer Function
3.2. Numerator Polynomial
- 1.
- is always equal to regardless of the converter topology, i.e., ;
- 2.
- is given by: . Only inductors whose average currents are not equal to the load current comprise . Figure 12 shows the typical connections of inductors that make . The sign of the individual product terms of the sum is positive if the inductor under consideration is charged by a canonical-cell capacitor and feeds power back to the source or to the output port; otherwise, the sign is negative. For this group, this energy exchange is seen when the inductor under consideration shares a node with a capacitor and a diode at one of its terminals; otherwise, the sign is negative;
- 3.
- is given by: . is comprised only of inductors that are not connected directly to the output-port as shown in Figure 12b, where neither of the inductor’s terminals is connected to both switches (e.g., Figure 13).The sign of the individual product terms of the sum is positive if, and only if, at any given sub-interval of the switching period, the inductor and capacitor in the product term are connected in series or parallel when all independent voltage sources are shorted; otherwise, the sign is negative;
- For the circuit in Figure 11, only conforms to the requirements when is shorted, therefore, the coefficient takes this form: . is never connected in series or in parallel with a capacitor at any given sub-interval of the switching period when all independent voltage sources are shorted. Hence, ;
- 4.
- is non-zero if, and only if, at any given sub-interval of the switching period, there is a series connection of one inductor to a parallel combination of another inductor and a capacitor; and neither of the two inductors is in series with the load. This non-zero value is given by: Figure 14 illustrates graphically how the parallel/series identifiers work. The sign of the term is positive if either of the inductors under consideration shares a node with a capacitor and a diode at one of its terminals; otherwise, the sign is negative;
- For the circuit in Figure 11, such a series-parallel connection exists when the diode D1 conducts, thus the term is non-zero. is the inductor in parallel with a capacitor, while is the inductor in series with the parallel combination, therefore, the coefficient takes the form of . None of the inductors’ terminals share a node with a diode and a capacitor. Hence, ;
3.3. Denominator Polynomial
- 1.
- All coefficients corresponding to odd powers of ‘S’ are divided by the load resistance. Moreover, the signs of all the terms in the denominator are positive;
- 2.
- In general, is defined as , where the DC voltage conversion ratio, i.e., , is represented as a ratio of two functions making its numerator and denominator, i.e., . Thus, for all the converters, irrespective of functionality and order, the value of is equal to the square of the denominator term of the DC voltage conversion ratio; e.g., for a boost and a buck–boost converter whose DC voltage conversion ratios are given by and , respectively, and for a step-down converter whose DC voltage conversion ratio is given by ;
- For the circuit in Figure 11, , as can be deduced from (3), therefore, ;
- 3.
- is a sum of products of the inductances in the circuit and the square of the sum of the conduction times of the semiconductor device(s) to which the inductors are physically connected. For example, if the circuit has an inductor with either of its terminals connected to both switches, then will have a term in the sum of products with the value given by . Figure 15 gives a pictorial description of the relation described above for a range of possible inductor-switch connections. A fourth-order circuit will have two inductors; thus the resultant coefficient will be the sum of the product of an individual inductor with the corresponding squared conduction time, i.e., , where represents the conduction time of one switch, or the sum of conduction times of two switches associated with a specified inductor, thus the possible expressions it can assume are: D, 1 − D or 1. Since is a coefficient of an odd power of s, step “1” applies, i.e., ;
- 4.
- is a sum of products of inductances and capacitances in the circuit. These products are such that the output capacitor, i.e., , multiplies with the inductances of the circuit’s inductors and their corresponding squared conduction times as described in the preceding step, i.e., if the sum of the product of inductances and squared conduction times in is given by , this then implies that forms a product term as follows: . only multiplies with inductances whose inductors are never connected in series with the output-port/load at any given sub-interval of the switching period. In addition, the product of with any of the inductances of inductors, has a non-unity squared conduction time if, and only if, neither the inductor nor the capacitor is connected (as shown in Figure 13 or Figure 16b) to both of the circuit’s switches at one or either of its terminals. The conduction time is that of the “absent” switch (where, the “absent” switch is that which is neither connected to the inductor nor the capacitor under consideration). Thus, the resultant expression for is as follows: ;
- For the circuit in Figure 11, both of the inductors meet the criterion, thus multiplies with both and . In addition, it can also be seen that , since is connected to both switches and , since neither nor is connected to the active switch. Therefore, ;
- 5.
- is always given as a product of all the reactive components of the circuit excluding the output-port capacitor. This value is non-zero only for fourth-order converters; it is given as . Since is a coefficient of an odd power of ‘s’, step “1” applies, i.e., ;
- 6.
- is always given as a product of all the reactive components of the circuit. This value is non-zero only for fourth-order converters; it is given as .
3.4. Audio-Susceptibility
3.5. Numerator Polynomial
- 1.
- In general, , where . For example, a step-down converter with , . The sign for this term is always positive;
- For the circuit in Figure 11, with reference to (3), it can be seen that ;
- 2.
- Coefficients to odd powers of s are always equal to zero, i.e.,
- 3.
- is given by: . only multiplies with inductances whose inductors are never connected in series with either the load or input-source at any given sub-interval of the switching period. If either the inductor or the capacitor is connected to both switches (as shown in Figure 13 or Figure 16b), becomes unity, and this is also true when neither the capacitor nor the inductor is connected to a switch. If only one switch is connected to the inductor or the capacitor, the conduction time is that of the “absent” switch (where, the “absent” switch is that which is neither connected to the inductor nor the capacitor under consideration). The sign of this term is positive if, and only if, at any given switching interval, the inductor and capacitor in the product term are connected in series or parallel; otherwise the sign is negative;
- For the circuit in Figure 11, only meets the criterion, and since shares a node with both switches at one of its terminals. Thus, the coefficient is of the form . Since is connected in parallel with a capacitor when the diode conducts, .
3.6. Denominator Polynomial
4. Proposed Modelling Scheme for the SPST Group
4.1. Control-to-Output Voltage Transfer Function
4.2. Numerator Polynomial
- 1.
- is the same as that for the SPDT group, i.e., ;
- 2.
- is the same as that for the SPDT group, i.e., ;
- For the circuit in Figure 8, is the only inductor whose average current is not equal to the output current, since average current through C1 is zero, therefore, the coefficient takes the form of . Since acquires its energy from a canonical-cell capacitor and drains it to the input port, ;
- 3.
- is mainly dependent on the output-port current wave-shape as defined by Figure 4, Figure 5 and Figure 6. If the current is as shown in Figure 4, then is if of the form: . If the current is as shown in Figure 5, then is of the form: , where is the blocking voltage of the switch connected to the midpoint of an LC circuit as shown in Figure 17. If the current is as shown in Figure 6, then is given as , where is the conduction time of the switch connected at the midpoint of a capacitor–inductor combination under consideration as shown in Figure 17;
- ●
- For the circuit in Figure 8 both inductors conform to the requirements, therefore, the coefficient takes the form of ;
- 4.
- is non-zero if, and only if, at any given sub-interval of the switching period, there is a series connection of one inductor to a shorted series connection of the other inductor and capacitor; and neither of the two inductors is in series with the load. This non-zero value is equal to the product of the canonical-cell reactive components and the sum of the average inductor currents (). Figure 18 graphically illustrates how the series/series-shorted identifiers work. The sign of the term is positive if at least one of the terms in is positive; otherwise the term is negative;
- For the circuit in Figure 8, such an inductor–capacitor connection (as shown in Figure 18) exists when the diode conducts, thus the term is non-zero. As seen in Figure 8, the terminals of series connected and are shorted, while is the inductor in series with the shorted combination, therefore, takes the form of . Since is charged by and feeds power back to the source, .
4.3. Denominator Polynomial
- 1.
- All the coefficients corresponding to odd powers of ‘s’ are divided by the load resistance. Moreover, the signs of all the terms in the denominator are positive;
- 2.
- This coefficient is the same as that for the SPDT group, i.e., , where ;
- For the circuit in Figure 8, this denominator function is as deduced from (6), therefore, ;
- 3.
- is the same as that of the SPDT group; however, for the SPST group, one inductor might appear to be connected to both switches at its terminals, but only one of the switches is unique to the inductor, with the other switch is connected to both inductors. Only the switch that is unique to a specific inductor is considered when determining the relevant conduction times. For example, in Figure 16a, inductor appears to have two switches connected to its terminals, but only the switch connected to node “B” of Figure 16a is unique to while the switch connected to node “C” is unique to ;
- For the circuit in Figure 8, it can be seen that is connected to both switches at either terminal, but only the active switch is unique to it, thus and is only connected to the diode, thus . Therefore, ;
- 4.
- is a sum of products of inductances and capacitances in the circuit. These products are such that the output capacitor, i.e., in a fourth-order system, multiplies with the inductances of the circuit’s inductors and their corresponding squared conduction times as described in the preceding step, i.e., if the sum of the product of inductances and squared conduction times in is given by this implies that forms a product term as follows: . only multiplies with inductors that are not connected in series with the load. In addition, the product of with any of the inductors includes the square of a switch’s conduction time depending on the output-port current wave-shape as follows: If the current coincides with that shown in Figure 4, then is the type of switch inducing the discontinuity in the current waveform. If the current coincides with that shown in Figure 5, then is the type of switch not directly connected to the midpoint of the inductor–capacitor combination. If the current coincides with that shown in Figure 6, then is the sum of the two switches’ conduction times, which always sums to unity. Thus, the resultant expression for is: ;
- 5.
- is the same as for the SPDT group, i.e., is always given as: ;
- 6.
- is the same as for the SPDT group, i.e., is always given as: .
4.4. Audio-Susceptibility
4.5. Numerator Polynomial
- 1.
- is the same as for the SPDT group, i.e., , where ;
- With reference to (6), it can be seen that ;
- 2.
- , the same as the SPDT group;
- 3.
- is of the form , where is a function of the switch’s conduction times. only multiplies with inductors that are not connected in series with either the output or input port. The conduction time for the capacitor–inductor term whose inductor is connected to two switches on either of its terminals, is given as the product of the conduction times of all the switches in the circuit, such that no switch is connected to the common rail. If there is a switch connected to the common rail, then the accompanying conduction time is only that of the switch not connected to the common rail. The sign for this term when none of the switches is connected to the rail, is opposite that of the output-port (i.e., if the output is non-inverted, this term is negative, and positive if the output is inverted) while the sign for this term when one of the switches is connected to the common rail follows that of the output-port. The conduction time for the capacitor–inductor term whose inductor is not connected to two switches on either of its terminals is the square of the conduction time of the “absent” switch (where the “absent” switch is that switch which is not connected on either terminal of the inductor under consideration). The sign for this term follows that of the output-port;
- It can be seen from Figure 8 that both inductors meet the criterion. since is connected to two switches at its terminals with none of the switches connected to the common rail. In addition, the output-port is non-inverted. , since the output port is non-inverted and is not connected to both switches at either of its terminals, with the active switch being the “absent” switch. Therefore,
4.6. Denominator Polynomial
5. Further Considerations to Model Entirely by Inspection
6. Validation of the Proposed Scheme
6.1. Consistency with Known Models
6.1.1. Model of Example Converter (E1)
6.1.2. Comparing the Derived Model with the Baseline Model
6.2. Proposed Modelling Scheme’s Accuracy Verificaiton Capability, Tractibility and Time Requirements
- is always equal to regardless of topology;
- where . For the circuit in Figure 7, this denominator function is as can be deduced from (5), therefore, ;
- is of the form . It can be seen that there is only one inductor, and the conduction time associated with the inductor will be 1 since it is connected to both switches. Thus, ;
- is of the form . since there is no canonical cell capacitor in the boost converter circuit. is the same as in Figure 7. Thus, .
6.2.1. Accuracy Verification Capability
6.2.2. Tractability and Time Requirements
6.3. Proposed Modelling Technique’s Unifying Capabilities
7. Discussion
8. Conclusions
Author Contributions
Funding
Data Availability Statement
Acknowledgments
Conflicts of Interest
References
- Alhamrouni, I.; Hanis, W.I.; Salem, M.; Albatsh, F.M.; Ismail, B. Application of DC–DC converter for E.V battery charger using PWM technique and hybrid resonant. In Proceedings of the 2016 IEEE International Conference on Power and Energy (PECon), Melaka, Malaysia, 28–29 November 2016; pp. 133–138. [Google Scholar]
- Zhang, S.; Li, B.; Cheng, D.; Zhao, X.; Li, G.; Wang, W.; Xu, D.G. A Monopolar Symmetrical Hybrid Cascaded DC/DC Converter for HVDC Interconnections. IEEE Trans. Power Electron. 2021, 36, 248–262. [Google Scholar]
- Sreekumar, A.; Jiji, K.S. A Survey of DC–DC Converters for Fuel Cell Electric Vehicle Applications. In Proceedings of the 2021 2nd International Conference for Emerging Technology (INCET), Belagavi, India, 21–23 May 2021; pp. 1–5. [Google Scholar]
- Li, B.; Liu, J.; Wang, Z.; Zhang, S.; Xu, D. Modular High-Power DC–DC Converter for MVDC Renewable Energy Collection Systems. IEEE Trans. Ind. Electron. 2021, 68, 5875–5886. [Google Scholar] [CrossRef]
- Li, L.; Li, B.; Wang, Z.; Yang, M.; Xu, D. Monopolar Symmetrical DC–DC Converter for All DC Offshore Wind Farms. IEEE Trans. Power Electron. 2022, 37, 4275–4287. [Google Scholar]
- Birca-Galateanu, S. Multiple-loop control of DC–DC converters. In Proceedings of the Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on, Iasi, Romania, 10–11 July 2003; Volume 1, pp. 93–96. [Google Scholar]
- Lekić, A.; Stipanović, D. Stable switching control of DC–DC converters. In Proceedings of the 2017 25th Telecommunication Forum (TELFOR), Belgrade, Serbia, 21–22 November 2017; pp. 1–7. [Google Scholar]
- Hejri, M.; Giua, A. Hybrid modeling and control of switching DC–DC converters via MLD systems. In Proceedings of the 2011 IEEE International Conference on Automation Science and Engineering, Trieste, Italy, 24–27 August 2011; pp. 714–719. [Google Scholar]
- Wu, H.H.; Huang, C.H.; Wei, C.L. Investigation and modeling of startup techniques for boost DC–DC converters. In Proceedings of the 19th International Conference on Electrical Machines and Systems (ICEMS), Chiba, Japan, 13–16 November 2016; pp. 1–4. [Google Scholar]
- De Pegado, R.A.; Gomes, R.C.M.; Alves, L.F.S.; Vitorino, M.A.; Rodriguez, Y.P.M.; Filho, A.V.M.L. High-frequency switch modeling technique applied to DC–DC converters simulation. In Proceedings of the 2017 Brazilian Power Electronics Conference (COBEP), Juiz de Fora, Brazil, 19–22 November 2017; pp. 1–6. [Google Scholar]
- Dong, P.; Cheng, K.W.E.; Kwok, K.W.; Ho, S.L.; Lu, Y.; Yang, J.M. Singular perturbation modelling technique and analysis for class-E DC–DC converter using piezoelectric transformer. IET Power Electron. 2008, 1, 518–526. [Google Scholar] [CrossRef]
- Liao, L.-C.; Chien, K.-W.; Tseng, B. Switching Flow-Graph Modeling Technique for DC–DC Cuk Converters. In Proceedings of the 2014 16th European Conference on Power Electronics and Applications, Lappeenranta, Finland, 26–28 August 2014; pp. 1–10. [Google Scholar]
- Li, X.; Ruan, X.; Jin, Q.; Sha, M.; Tse, C.K. Small-Signal Models with Extended Frequency Range for DC–DC Converters with Large Modulation Ripple Amplitude. IEEE Trans. Power Electron. 2018, 33, 8151–8163. [Google Scholar] [CrossRef]
- Cuk, S. Modelling, Analysis and Design of Switching Converters. Ph.D. Thesis, California Institute of Technology, Pasadena, CA, USA, November 1976. [Google Scholar]
- Wester, G.W. Low-Frequency Characterization of Switched DC–DC Converters. Ph.D. Thesis, California Institute of Technology, Pasadena, CA, USA, May 1972. [Google Scholar]
- Luo, F.L.; Ye, H. Small Signal Analysis of Energy Factor and Mathematical Modeling for Power DC–DC Converters. IEEE Trans. Power Electron. 2007, 22, 69–79. [Google Scholar] [CrossRef]
- Reatti, A.; Corti, F.; Tesi, A.; Torlai, A.; Kazimierczuk, M.K. Effect of Parasitic Components on Dynamic Performance of Power Stages of DC–DC PWM Buck and Boost Converters in CCM. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Sapporo, Japan, 26–29 May 2019; pp. 1–5. [Google Scholar]
- Wu, J.; Li, X.; Li, X.; Xu, G. Modeling of Non-ideal Buck Converter and Design of Compensation Network. In Proceedings of the IEEE 5th Information Technology, Networking, Electronic and Automation Control Conference (ITNEC), Xi’an, China, 15–17 October 2021; pp. 429–435. [Google Scholar]
- Faifer, M.; Piegari, L.; Rossi, M.; Toscani, S. An Average Model of DC–DC Step-Up Converter Considering Switching Losses and Parasitic Elements. Energies 2021, 14, 7780. [Google Scholar]
- Vu, T.A.; Nam, D.P.; Huong, P.T.V. Analysis and control design of transformerless high gain, high efficient buck-boost DC–DC converters. In Proceedings of the 2016 IEEE International Conference on Sustainable Energy Technologies (ICSET), Hanoi, Vietnam, 14–16 November 2016; pp. 72–77. [Google Scholar]
- Jie, Z.; Haibin, L.; Rui, X. Research of DC circuit breaker applied on Zhoushan multi-terminal VSC-HVDC project. In Proceedings of the 2016 IEEE PES Asia-Pacific, (APPEEC), Xi’an, China, 25–28 October 2016; pp. 1636–1640. [Google Scholar]
- Middlebrook, R.D.; Cuk, S. A general unified approach to modelling switching-converter power stages. In Proceedings of the IEEE Power Electronics Specialists Conference, Cleveland, OH, USA, 8–10 June 1976; pp. 18–34. [Google Scholar]
- Chetty, P.R.K. Modelling and analysis of cuk converter using current injected equivalent circuit approach. IEEE Trans. Ind. Electron. 1983, IE-30, 56–59. [Google Scholar] [CrossRef]
- Wester, G.W.; Middlebrook, R.D. Low-Frequency Characterization of Switched DC–DC Converters. IEEE Trans. Aerosp. Electron. Syst. 1973, AES-9, 376–385. [Google Scholar] [CrossRef] [Green Version]
- Smedley, K.; Cuk, S. Switching Flow-Graph nonlinear modeling technique. IEEE Trans. Power Electron. 1994, 9, 405–413. [Google Scholar] [CrossRef] [Green Version]
- Tymerski, R.; Vorperian, V. Generation, classification and analysis of Switched-Mode DC-to-DC Converters by the Use of Converter Cells. In Proceedings of the Telecommunications Energy Conference, Toronto, ON, Canada, 19–22 October 1986; pp. 181–195. [Google Scholar]
- Yue, X.; Wang, X.; Blaabjerg, F. Review of Small-Signal Modeling Methods Including Frequency-Coupling Dynamics of Power Converters. IEEE Trans. Power Electron. 2019, 34, 3313–3328. [Google Scholar]
- Verma, K.; Gupta, A. A modeling and control functions of grid connected converter for solar photovoltaic system—A review. In Proceedings of the 2016 7th India International Conference on Power Electronics (IICPE), Patiala, India, 17–19 November 2016; pp. 1–6. [Google Scholar]
- Padhee, S.; Pati, U.C.; Mahapatra, K. Modelling switched mode DC–DC converter using system identification techniques: A review. In Proceedings of the 2016 IEEE Students’ Conference on Electrical, Electronics and Computer Science (SCEECS), Bhopal, India, 5–6 March 2016; pp. 1–6. [Google Scholar]
- Sanders, S.R.; Verghese, G.C. Synthesis of averaged circuit models for switched power converters. IEEE Trans. Circuits Syst. 1991, 38, 905–915. [Google Scholar] [CrossRef] [Green Version]
- Lee, Y.S. A Systematic and Unified Approach to Modeling Switches in Switch-Mode Power Supplies. IEEE Trans. Ind. Electron. 1985, IE-32, 445–448. [Google Scholar] [CrossRef]
- Francés, A.; Asensi, R.; García, Ó.; Prieto, R.; Uceda, J. Modeling Electronic Power Converters in Smart DC Microgrids—An Overview. IEEE Trans. Smart Grid 2018, 9, 6274–6287. [Google Scholar] [CrossRef]
- Veerachary, M. Analysis of Fourth-Order DC–DC Converters: A Flow Graph Approach. IEEE Trans. Ind. Electron. 2008, 55, 133–141. [Google Scholar] [CrossRef]
- Hasanpour, S.; Baghramian, A.; Mojallali, H. Reduced-order small signal modelling of high-order high step up converters with clamp circuit and voltage multiplier cell. IET Power Electron. 2019, 12, 3539–3554. [Google Scholar] [CrossRef]
- Santos de Carvalho, M.R.; Bradaschia, F.; Rodrigues Limongi, L.; de Souza Azevedo, G.M. Modeling and Control Design of the Symmetrical Interleaved Coupled-Inductor-Based Boost DC–DC Converter with Clamp Circuits. Energies 2019, 12, 3432. [Google Scholar] [CrossRef] [Green Version]
- Zhu, B.; Zeng, Q.; Vilathgamuwa, M.; Li, Y.; Chen, Y. A Generic Control-Oriented Model Order Reduction Approach for High Step-Up DC/DC Converters Based on Voltage Multiplier. Energies 2019, 12, 1971. [Google Scholar] [CrossRef] [Green Version]
- Padhi, B.K.; Padhy, S.N.; Bhuyan, K.C. Controller design for reduced order model of SEPIC converter. In Proceedings of the International Conference on Signal Processing, Communication, Power and Embedded System (SCOPES), Paralakhemundi, India, 3–5 October 2016; pp. 1533–1538. [Google Scholar]
- Yao, J.; Li, K.; Zheng, K.; Abramovitz, A. A unified modeling approach to Tapped Inductor Converters Accounting for the Leakage Inductance Effects. IEEE Trans. Power Electron. 2022, in press. [Google Scholar]
- Das, M.; Agarwal, V. Generalized Small Signal Modeling of Coupled-Inductor-Based High-Gain High-Efficiency DC–DC Converters. IEEE Trans. Ind. Appl. 2017, 53, 2257–2270. [Google Scholar] [CrossRef]
- Pietkiewicz, A.; Tollik, D. Unified Topological Modeling Method of Switching DC–DC Converters in Duty-Ratio Programmed Mode. IEEE Trans. Power Electron. 1987, PE-2, 218–226. [Google Scholar]
- Abramovitz, A.; Yao, J.; Smedley, K. Unified Modeling of PWM Converters with Regular or Tapped Inductors Using TIS-SFG Approach. IEEE Trans. Power Electron. 2016, 31, 1702–1716. [Google Scholar] [CrossRef]
- Rico, M.; Uceda, J.; Sebastian, J.; Aldana, F. Static and dynamic modeling of tapped-inductor dc-to-dc converters. In Proceedings of the 1987 IEEE Power Electronics Specialists Conference, Blacksburg VA, USA, 21–26 June 1987; pp. 281–288. [Google Scholar]
- Garg, M.M.; Hote, Y.V.; Pathak, M.K. Notes on Small Signal Analysis of Energy Factor and Mathematical Modeling for Power DC–DC Converters. IEEE Trans. Power Electron. 2014, 29, 3848. [Google Scholar] [CrossRef]
- Yang, G.; Zhang, Z. Unified large signal modeling method for DC–DC converters in DCM. In Proceedings of the 7th International Power Electronics and Motion Control Conference, Harbin, China, 2–5 June 2012; Volume 3, pp. 1561–1565. [Google Scholar]
- Liu, Y.-F.; Sen, P.C. A general unified large signal model for current programmed DC-to-DC converters. IEEE Trans. Power Electron. 1994, 9, 414–424. [Google Scholar]
- Nirgude, G.; Tirumala, R.; Mohan, N. A new, large-signal average model for single-switch DC–DC converters operating in both CCM and DCM. In Proceedings of the IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No.01CH37230), Vancouver, BC, Canada, 17–21 June 2001; Volume 3, pp. 1736–1741. [Google Scholar]
- Vorperian, V. Simplified analysis of PWM converters using model of PWM switch. Continuous conduction mode. IEEE Trans. Aerosp. Electron. Syst. 1990, 26, 490–496. [Google Scholar] [CrossRef]
- Al-Baidhani, H.; Kazimierczuk, M.K.; Ordóñez, R. Nonlinear Modelling and Control of PWM DC–DC Buck-Boost Converter for CCM. In Proceedings of the 44th Annual Conference of the IEEE Industrial Electronics Society, Washington, DC, USA, 21–23 October 2018; pp. 1374–1379. [Google Scholar]
- Zheng, X.; Ali, H.; Wu, X.; Zaman, H.; Khan, S. Non-Linear Behavioral Modeling for DC–DC Converters and Dynamic Analysis of Distributed Energy Systems. Energies 2017, 10, 63. [Google Scholar] [CrossRef]
Circuit Parameter | Ideal Circuit | Non-Ideal Circuit |
---|---|---|
Vin | 48 V | 48 V |
V0 | 100 V | 100 V |
P0 | 500 W | 500 W |
Fsw | 50 kHz | 50 kHz |
∆iL,pk-pk | 0.2IL,av | 0.2IL,av |
∆VC,pk-pk | 0.02V0 | 0.02V0 |
Vce | 0 V | 1.53 V |
Vfwd | 0 V | 1.5 V |
rL | 0 mΩ | 20 mΩ |
rC | 0 mΩ | 3 mΩ |
0.52 | 0.54 | |
L | ≥239.616 µH | ≥227.457 µH |
C | ≥26 µF | ≥26.994 µF |
Attribute | Existing Techniques | Proposed Technique |
---|---|---|
Time requirements | Involves numerous labor-intensive steps which include averaging, linearization and equation manipulation. | At most, the scheme requires two simple inductor voltage equations. The standard form does not require further manipulations. |
Accuracy verification capability | Insufficient | Sufficient |
Modelling tractability | Not guaranteed for higher order topologies. | Guaranteed |
Publisher’s Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations. |
© 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/).
Share and Cite
Masike, L.; Gitau, M.N.; Adam, G.P. A Unified Rule-Based Small-Signal Modelling Technique for Two-Switch, Non-Isolated DC–DC Converters in CCM. Energies 2022, 15, 5454. https://doi.org/10.3390/en15155454
Masike L, Gitau MN, Adam GP. A Unified Rule-Based Small-Signal Modelling Technique for Two-Switch, Non-Isolated DC–DC Converters in CCM. Energies. 2022; 15(15):5454. https://doi.org/10.3390/en15155454
Chicago/Turabian StyleMasike, Lebogang, Michael Njoroge Gitau, and Grain P. Adam. 2022. "A Unified Rule-Based Small-Signal Modelling Technique for Two-Switch, Non-Isolated DC–DC Converters in CCM" Energies 15, no. 15: 5454. https://doi.org/10.3390/en15155454