

Communication

Parallelized and Cascadable Optical Logic Operations by Few-Layer Diffractive Optical Neural Network

Xianjin Liu ^{1,2}, Dasen Zhang ^{1,2}, Licheng Wang ^{1,2}, Ting Ma ^{1,2}, Zhenzhen Liu ^{1,2} and Jun-Jun Xiao ^{1,2,*}

¹ College of Electronic and Information Engineering, Harbin Institute of Technology (Shenzhen), Shenzhen 518055, China

² Shenzhen Engineering Laboratory of Aerospace Detection and Imaging, Harbin Institute of Technology (Shenzhen), Shenzhen 518055, China

* Correspondence: eixiao@hit.edu.cn

Abstract: Optical computing has gained much attention due to its high speed, low energy consumption, and the fact that it is naturally parallelizable and multiplexable, etc. Single-bit optical logic gates based on a four-hidden-layer diffractive optical neural network (DONN) have been demonstrated with paired apertures. Here, we show a parallel-logic operation strategy based on two-hidden-layer DONN, showcasing their efficiency by multiple-bit (up to 16-bit) optical logic (e.g., NAND) operations. In addition, we demonstrate how NAND-DONN units can be utilized to achieve NOR and AND operations by flipping and cascading the DONN.

Keywords: diffractive optical neural network; parallel logic operation; multiple bits

1. Introduction

Optical computing has gained significant attention for its remarkable features, such as high speed, low energy consumption and latency, innate parallelizability and multiplexing abilities. Recently, a variety of on-chip photonic accelerators and specific-task computation units based on silicon photonic integrated circuits have been proposed [1–3]. Despite the fact that on-chip photonic neural networks are robust and have a small footprint, the 3D free-space diffractive optical neural network (DONN) has also become a major platform for photonic artificial intelligence (AI). DONN represents a deep neural network based on free-space optical propagation, diffraction, and scattering [4–11]. It essentially comprises a series of diffractive thin layers that can modulate the wavefront in a pixel-wise fashion to construct a deeply connected network whose preliminary form is an ordinary neural network [4]. Mathematically, the optical field diffraction across the layers are similar to a deep neural network's connections. Note that the phase modulation coefficients represent the trainable weights of the DONN. To this end, various DONNs have been successfully applied in image classification [4–7], quantitative phase imaging [8], holographic display [10], structured beam manipulation and recognition [12–14], multichannel interfering [15], on-chip optical neural networks [16,17], single-bit optical logic operations [9], etc.

As a matter of fact, a variety of optical techniques have been applied to make optic logic gates, such as photonic crystals [18,19], plasmonic waveguides [20], silicon waveguides [21–23], metasurfaces [24]. In addition to these techniques, single-pixel imaging [25] and semiconductor optical amplifiers [26] are examples. The study of optical logic gates is of importance and relevance because optical logic gate operations are regarded as the most fundamental issue regarding all-optical information processing systems. For instance, it is often desirable to use one set of optical signals to address and/or control another set of optical information [27]. In parallel with the DONN development towards AI inference, DONN-based optical logic gates have been attracting much attention [9,28–31]. In practical implementations, the logic values are usually encoded at the input and output planes of the DONN using two spatially separated apertures (e.g., at a relative separation d_a),



Citation: Liu, X.; Zhang, D.; Wang, L.; Ma, T.; Liu, Z.; Xiao, J.-J. Parallelized and Cascadable Optical Logic Operations by Few-Layer Diffractive Optical Neural Network. *Photonics* **2023**, *10*, 503. <https://doi.org/10.3390/photonics10050503>

Received: 27 March 2023

Revised: 18 April 2023

Accepted: 25 April 2023

Published: 26 April 2023



Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

and the logic operation is defined/judged by the relative power between them. In this regard, a multiple-bit input, high-density integration, and parallel operation are naturally expected and demanding, and represent the most effective technique for computation capacity scaling.

Here, we show a scheme based on DONN with two hidden layers (see Figure 1) and explore the possibility of a multiple-bit logic operation and a high-density integration in both the transverse and longitudinal directions. We note that the selection of the number of hidden layers is a tradeoff between the overall operation accuracy and the total transmission efficiency. Using one hidden layer is actually possible and could offer a higher transmission [28], but the design degree of freedom may be insufficient, which is not favorable for achieving a complex function. Using over two hidden layers can increase the “0” and “1” output contrast and make the multi-bit parallelization more stable. However, it inevitably reduces the total light intensity in each layer and the output plane. With such a two-hidden-layer DONN, we successfully demonstrate a simultaneous logic operation with N-parallel (N up to $4 \times 4 = 16$) inputs (e.g., aperture twins). Furthermore, we present a specific case for sequentially connecting such DONNs for various logic operations. More specifically, we demonstrate how to build a DONN for a NAND (*not and*) gate. As the basic building unit, such a NAND DONN can be effectively utilized to construct logic gates of NOR (*not or*) and AND (*and*) as well.




Figure 1. (a) Schematic of the parallel optical logic gate. The input layer, hidden layers and output layer are all at a fixed distance of Z, and all lengths are equal to S. The gap between the “logic pixels” is d_p , and the apertures with a size “ $L \times L$ ” inside a “logic pixel” are at a separation of $L + d_a$. (b) The two apertures in the left column inside a “logic pixel” represent input 1, and the ones in the right column represent input 2. (c) The four possible logic input states.

2. System and Method

Figure 1a schematically shows the designed DONN, which consists of two diffractive layers that have pixelwise modulation (phase or amplitude) units (each layer with a 200×200 unit). The input layer, the two hidden layers, and the output layer are arranged

in a designated alignment and put at different locations along the optical axis with an equal spacing Z . In the input layer, the parallel optical logic gates are composed of identical sub-logic gates (for short, let us call this a “logic pixel”) that are spatially arranged in an array with a pixel-to-pixel gap d_p . More specifically, each logic pixel consists of four apertures with a size L and an equal separation of $L + d_a$. Note that two apertures in a column represent one input bit (see Figure 1b): the upper aperture “on” (e.g., with a relatively strong intensity) and lower aperture “off” (with a relatively weak intensity) represent input state “1”, and the opposite situation holds for input “0”. The two side-by-side aperture twins in a nearby column refer to two input bits (see Figure 1c for the four states of 2-bit combinations) whose outgoing optical fields shall be processed deliberately by the two hidden layers and finally projected to specified apertures in the output plane. Additionally, the output states are set before by specifying target regions. Here, the target regions refer to two apertures identical to those in the input plane. They form a new pair of apertures (e.g., “detection area”), with a simultaneous upper aperture A_u on and lower aperture A_l off representing output “1”, and the opposite holding for output “0”, respectively. We stress that both the output region and the strategy for defining the output states are somehow arbitrary, requiring, however, the corresponding training of the hidden layer in order to match the definition.

The DONN training process is essentially based on the forward propagation model of the Rayleigh–Sommerfeld diffraction theory. The point-to-point optical field $U(x, y, z)$ is connected by:

$$U(x, y, z_{l+1}) = U(x, y, z_l) \otimes g(x, y, Z) \tag{1}$$

with the layer-to-layer propagator:

$$g(x, y, z) = \frac{z}{r^2} \left(\frac{1}{2\pi r} + \frac{1}{j\lambda} \right) \exp\left(\frac{j2\pi r}{\lambda}\right), \tag{2}$$

Over the hidden-layer, the optical field is modulated by:

$$U_o(x, y, z_l) = U_i(x, y, z_l)w(x, y, z_l), \tag{3}$$

In Equations (1)–(3), λ is the operating wavelength, $r = \sqrt{x^2 + y^2 + z^2}$, z_l marks the layer position on the optical axis, and $w(x, y, z_l)$ represents the neuron weighting factor. Here, we assume that the optical power remains constant across the hidden layers but experiences a phase modulation:

$$w(x, y, z_l) = \exp(j\phi_l), \tag{4}$$

Obviously, the training of the DONN involves a back-propagation process that minimizes the objective function by finding the optimized phase modulation ϕ_l ($l = 2$ or 3), which then explicitly defines the DONN for specific computation tasks.

The objective function in our case can be expressed as:

$$L = \sum_{i=1}^P I_i^{(b)}, \tag{5}$$

which sums up all the logic bits from $i = 1$ to P , and $I_i^{(b)}$ measures the loss function of the i -th logic pixel:

$$I_i^{(b)} = I_{\text{expect}}^{(b)} + \alpha I_{\text{penaty}}^{(b)} + \beta I_{\text{uphi}}^{(b)} + \gamma I_{\text{uint}}^{(b)}, \tag{6}$$

The first term on the right-hand side of Equation (6) drives the system towards a high light intensity $I(x, y)$ in the correct output area, which corresponds to the expected output $O = 1$ or $O = 0$, according to the logic truth table:

$$I_{\text{expect}}^{(b)} = [1 - I(x, y | x, y \in A_u)]O + [1 - I(x, y | x, y \in A_l)](1 - O) , \tag{7}$$

The second term on the right-hand side of Equation (6) penalizes the system output with a high light intensity in the wrong area corresponding to the unexpected output $O = 1$ or $O = 0$:

$$I_{\text{penalty}}^{(b)} = I(x, y | x, y \in A_u)(1 - O) + I(x, y | x, y \in A_l)O, \tag{8}$$

The third and fourth terms are standard deviations of the quantity around certain output apertures. They are used to maintain the phase and intensity uniformity inside apertures A_u and A_l , respectively:

$$I_{\text{uphi}}^{(b)} = \text{std}[\phi(x, y | x, y \in A_u)]O + \text{std}[\phi(x, y | x, y \in A_l)](1 - O), \tag{9}$$

$$I_{\text{uint}}^{(b)} = \text{std}[I(x, y | x, y \in A_u)]O + \text{std}[I(x, y | x, y \in A_l)](1 - O), \tag{10}$$

Through this work, we have set the factors $\alpha = 0.5$, $\beta = 0.2$, and $\gamma = 0.2$.

3. Results

3.1. 2-Hidden-Layer DONN for Various Logic Operations

Figure 2 demonstrates the operation of a typical parallel logic NAND gate. In this specific case, the parameters used in the design and calculation are: $Z = 40\lambda$, $S = 100\lambda$, $L = 4\lambda$, $d_p = 10\lambda$, and $d_a = 2\lambda$. Figure 2a clearly shows the light field intensity distribution on the input plane (upper panels) and the output plane (lower panels) for $\lambda = 600$ nm. The panels in the columns from the left to the right represent the logic operations ‘1110 NAND 0011 = 1101’, ‘1111 NAND 1001 = 0110’, ‘0111 NAND 1101 = 1010’, and ‘0101 NAND 0100 = 1011’, respectively. This system actually has four “logic pixels”, and there are essentially 256 possible combinations. In other words, the parallel NAND has 256 input states. Note that for the DONN training, one must digitalize the aperture in the numerical calculation. If we assume unit power for each digital area in the aperture, the input power for each pixel gate is 128 for 8×8 digital areas inside. The numbers beside the aperture in the lower column of Figure 2a show that the received power amounts to around 65% (literally with a total input power amount of 128×4).

Figure 2b shows all 256 results of the 4-bit parallel NAND logic operation. For comparison purposes, we have put the theoretical (expected) output intensity below the horizontal line marking zero intensity. The real output intensity distribution, as shown in the lower panels of Figure 2a, are summarized above the horizontal line of zero intensity. One can see that the “1” and “0” output intensities of the four logic pixels are in accordance with what is expected, suggesting that a parallel NAND operation with a 100% accuracy is achieved.

3.2. Effect of Pixel–Pixel Distance and Densely Integrated Logic Pixels

It is evident that if the logic pixels are adequately spaced, the parallel operation would exhibit a discernible signal-to-noise ratio. However, for densely integrated logic pixels, the mutual interaction among them is not negligible, and the diffractive optical fields would introduce a strong crosstalk between the logic pixels, possibly deteriorating their performance and functionality. To explore the integration density limit of the logic pixels, we have studied the configuration of 3×3 logic pixels (similar to the case schematically shown in Figure 1a) with varying pixel gaps ranging from $d_p = 0$ to $d_p = 20\lambda$, while keeping the other parameters the same as in Figure 2. To evaluate the degree of the crosstalk between the logic pixels, we keep the input states of the center logic pixel as (0,0), (0,1), (1,0), and (1,1), respectively, and for each input of the center logic pixel, we iterate all input combinations of the surrounding logic pixels, which amounts to $4^8 = 65,536$ cases. That means that we have performed a total of $65,536 \times 4$ calculations. Figure 3a–c show the output of the center logic pixel for pixel gaps $d_p = 3\lambda$, 4λ , and 10λ , respectively. In the case of a small gap $d_p = 3\lambda$, the parallelization operation obviously does not work for the center pixel state ‘10’ (see Figure 3a). However, it works well for $d_p = 4\lambda$ (see

Figure 3b), and the intensity levels are separated more dramatically for a more increased d_p (see Figure 3c). The logic pixel crosstalk can be measured by this intensity separation. Figure 3d shows that the crosstalk decreases dramatically for an increased pixel-pixel gap. Therefore, we could mark the safely working regime as $d_p \geq 4\lambda$. It is worth noting that according to the Rayleigh–Sommerfeld diffraction theory, a point in the diffraction plane takes almost all of its power from the Huygens secondary sources in a square of lateral size $a = 4\sqrt{\lambda Z} = 4\sqrt{40\lambda^2} \approx 25.3\lambda$. Our results suggest that it is feasible to have a dense integration far below this estimation. We remark that for $Z \neq 40\lambda$, one would expect a different threshold d_c .




Figure 2. Logic operation for parallel NAND of the trained DONN. (a) Input-plane and corresponding output-plane intensity profiles for logic operations ‘1110 NAND 0011’, ‘1111 NAND 1001 = 0110’, ‘0111 NAND 1101 = 1010’, and ‘0101NAND 0100 = 1011’. (b) Parallel NAND logic operation outputs of all 256 inputs, in agreement with expectation states.




Figure 3. Effects on the logic-pixel mutual-interaction as the pixel-to-pixel gap d_p varies. The output of the center logic pixel for pixel gap d_p equals (a) 3λ , (b) 4λ and (c) 10λ . (d) The crosstalk level of the parallel NAND operation versus pixel-to-pixel gap d_p .

3.3. 16-Bit NAND Gate Operation and Transformation to NOR Gate

The above results are valid for the case with four “logic pixels”, namely four bits. We have also examined several cases with more bits, e.g., $4 \times 4 = 16$, as shown in Figure 3d. Note that in this case there are a total of 2^{32} input possibilities, which prevents complete testing for all states. However, we have randomly tested 40,000 input configurations and confirmed the results. Figure 4 shows an example of $4 \times 4 = 16$ bits with the input defined in Figure 4a. Here, $d_p = 10\lambda$, and the remaining settings remain similar to the case in Figure 2. One can see that in the output plane, as illustrated in Figure 4b, the logic NAND operation clearly reflects the truth table (see Table 1).




Figure 4. Example of a 16-bit parallel logic operation for ‘100111111101010 NAND 1110000001111110 = 0111111110010101’. (a) Input plane and (b) the corresponding output-plane intensity profiles.

Table 1. Parallel NAND operation analysis for the configuration shown in Figure 4. Note that the relative output light intensities in two specific areas of one particular logic pixel are used for the output logic judgment. The upper (lower)-area domination case means that the output is “1” (“0”).

Logic-Pixel Index	Input 1	Input 2	Expected Output	Output Light Intensity	Correctness Check
(1, 1)	1	1	0	(3.75, 75.66)	✓
(1, 2)	0	1	1	(47.98, 20.82)	✓
(1, 3)	0	1	1	(49.64, 20.54)	✓
(1, 4)	1	0	1	(50.89, 19.23)	✓
(2, 1)	1	0	1	(50.03, 21.13)	✓
(2, 2)	1	0	1	(49.27, 20.42)	✓
(2, 3)	1	0	1	(48.69, 21.48)	✓
(2, 4)	1	0	1	(50.39, 18.90)	✓
(3, 1)	1	0	1	(50.58, 22.36)	✓
(3, 2)	1	1	0	(4.08, 77.43)	✓
(3, 3)	1	1	0	(4.24, 79.30)	✓
(3, 4)	0	1	1	(49.43, 19.82)	✓
(4, 1)	1	1	0	(3.75, 75.49)	✓
(4, 2)	0	1	1	(48.65, 20.99)	✓
(4, 3)	1	1	0	(3.76, 73.37)	✓
(4, 4)	0	0	1	(78.85, 1.12)	✓

In view of the logic pixel definition, one can clearly see that flipping the two apertures in a logic pixel could switch the logic operation from NAND to NOR, as schematically shown in Figure 5a. Figure 5b,c show the case of a NOR operation of ‘1010001011010110 NOR 0011000110001100 = 0100110000100001’. The other test cases are summarized in Table 2.




Figure 5. The 180° rotation of the DONN in a NAND operation turns the DONN into a NOR operation. (a) NAND (left) and NOR (right) DONN phase distributions of hidden layers. (b) Input-plane and (c) corresponding output-plane intensity profiles.

Table 2. Parallel NOR operation analysis for the configuration shown in Figure 5.

Logic-Pixel Index	Input 1	Input 2	Expected Output	Output Light Intensity	Correctness Check
(1, 1)	1	0	0	(19.13, 52.4)	✓
(1, 2)	0	0	1	(72.56, 3.892)	✓
(1, 3)	1	1	0	(1.095, 78.6)	✓
(1, 4)	0	1	0	(17.39, 50.0)	✓
(2, 1)	0	0	1	(77.92, 3.837)	✓
(2, 2)	0	0	1	(78.85, 4.345)	✓
(2, 3)	1	0	0	(20.98, 47.3)	✓
(2, 4)	0	1	0	(19.82, 8.529)	✓
(3, 1)	1	1	0	(1.465, 77.6)	✓
(3, 2)	1	1	0	(21.13, 49.23)	✓
(3, 3)	0	0	1	(73.56, 4.645)	✓
(3, 4)	1	1	0	(20.71, 48.6)	✓
(4, 1)	0	1	0	(17.64, 50.5)	✓
(4, 2)	1	1	0	(1.769, 75.9)	✓
(4, 3)	1	0	0	(20.93, 50.6)	✓
(4, 4)	0	0	1	(75.20, 3.716)	✓

3.4. Cascaded DONNs for AND Logic Operation

In this section, we proceed to discuss the possibility of cascaded optical computation by using the DONN devised in Section 3.3 in a sequential fashion. Figure 6 schematically shows the actual optical configuration using two NAND DONNs. The bottom inset shows that the optical logic gates can be sequentially connected to form an AND gate.




Figure 6. Generating AND gate with two cascaded NAND gates. Moving the Mirror 2 horizontally could combine two copies of the output from NAND-1 as the input for the second NAND-2.

After implementing this with the previous NAND DONN, we obtain the results shown in Figure 7b for a specific input (1001100111010000 AND 0011000100000101 = 0001000100000000) defined in Figure 7a. The correctness of the AND gate operation is checked, as shown in Table 3.




Figure 7. The performance of two cascaded DONNs operating in parallel with 16 bits. (a) Input-plane and (b) corresponding output-plane intensity profiles.

Table 3. Parallel AND operation analysis for the configuration shown in Figure 7.

Logic-Pixel Index	Input 1	Input 2	Expected Output	Output Light Intensity	Correctness Check
(1, 1)	1	0	0	(10.10, 18.4)	✓
(1, 2)	0	0	0	(1.436, 41.8)	✓
(1, 3)	0	1	0	(10.83, 18.0)	✓
(1, 4)	1	1	1	(34.14, 3.70)	✓
(2, 1)	1	0	0	(9.116, 18.61)	✓
(2, 2)	0	0	0	(1.574, 43.7)	✓
(2, 3)	0	0	0	(1.625, 44.1)	✓
(2, 4)	1	1	1	(32.45, 3.213)	✓
(3, 1)	1	0	0	(8.832, 17.86)	✓
(3, 2)	1	0	0	(8.880, 18.2)	✓
(3, 3)	0	0	0	(1.591, 44.15)	✓
(3, 4)	1	0	0	(9.656, 15.69)	✓
(4, 1)	0	0	0	(1.156, 40.7)	✓
(4, 2)	0	1	0	(8.645, 16.53)	✓
(4, 3)	0	0	0	(1.367, 43.2)	✓
(4, 4)	0	1	0	(9.613, 13.71)	✓

4. Discussion

Basically, all our designs only involve phase modulation in each hidden layer. Experimentally, there are several approaches to fabricating diffractive layers and integrating them for the DONN. For example, Goi et al. utilized galvo-dithered two-photon nanolithography to fabricate a nanoscale single layer with a lateral resolution of around 100 nm and an axial resolution of around 10 nm for near-infrared optical inference [7]. Luo et al. designed and fabricated a metasurface with a feature cell size of around 200 nm for multi-channel optical computation [6]. Our design requires a phase layer pixel with a size of around 300 nm. We believe that it is possible to construct the DONN proposed here with both nano-printing and top-down metasurface fabrication approaches. On the other hand, it is possible to use vaccination training strategy or jointly trained hybrid optical-electronic neural networks to accommodate the fabrication and layer-alignment inaccuracy [32].

5. Conclusions

In conclusion, we have demonstrated the design and usage of DONN for parallel logic operations. Specific examples of NAND DONN are designed to process combinations of a pair of 4-bit binary numbers. An extension for a dense integration for up to 16 bits is presented, and the mutual crosstalk among the parallel bits is examined. It is shown that for a DONN layer spacing of $Z = 40\lambda$ working at $\lambda = 600$ nm, the closest valid pixel gap could be $d_p \geq d_c \approx 4\lambda$. Furthermore, we demonstrate ways to build an AND and NOR operation based on the fundamental NAND DONN. These results can be verified by

experiments with a carefully designed metasurface and may find applications in optical signal processing, image processing, and security.

Author Contributions: Conceptualization, X.L.; methodology, X.L., D.Z. and T.M.; software, X.L., D.Z. and L.W.; validation, X.L., D.Z. and L.W.; formal analysis, X.L., D.Z., L.W., T.M. and Z.L.; investigation, X.L.; resources, J.-J.X.; data curation, X.L.; writing—original draft preparation, X.L. and J.-J.X.; writing—review and editing, X.L., D.Z., L.W., T.M., Z.L. and J.-J.X.; visualization, X.L. and J.-J.X.; supervision, X.L. and J.-J.X.; project administration, J.-J.X.; funding acquisition, J.-J.X. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by Shenzhen Science and Technology Program (No. JCYJ20210324132416040), Guangdong Provincial Nature Science Foundation (No. 2022A1515011488), and the National Key Research and Development Program of China (No. 2022YFB3603204).

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: The data that support the findings of this study are available from the corresponding authors upon reasonable request.

Conflicts of Interest: The authors declare that they have no conflict of interest.

References

1. Shen, Y.; Harris, N.C.; Skirlo, S.; Prabhu, M.; Baehr-Jones, T.; Hochberg, M.; Sun, X.; Zhao, S.; Larochelle, H.; Englund, D.; et al. Deep Learning with Coherent Nanophotonic Circuits. *Nat. Photonics* **2017**, *11*, 441–446.
2. Zhu, H.H.; Zou, J.; Zhang, H.; Shi, Y.Z.; Luo, S.B.; Wang, N.; Cai, H.; Wan, L.X.; Wang, B.; Jiang, X.D.; et al. Space-Efficient Optical Computing with an Integrated Chip Diffractive Neural Network. *Nat. Commun.* **2022**, *13*, 1044. [[PubMed](#)]
3. Harris, N.C.; Carolan, J.; Bunandar, D.; Prabhu, M.; Hochberg, M.; Baehr-Jones, T.; Fanto, M.L.; Smith, A.M.; Tison, C.C.; Alsing, P.M.; et al. Linear Programmable Nanophotonic Processors. *Optica* **2018**, *5*, 1623–1631.
4. Lin, X.; Rivenson, Y.; Yardimci, N.T.; Veli, M.; Luo, Y.; Jarrahi, M.; Ozcan, A. All-Optical Machine Learning Using Diffractive Deep Neural Networks. *Science* **2018**, *361*, 1004–1008. [[PubMed](#)]
5. Zheng, M.; Shi, L.; Zi, J. Optimize Performance of a Diffractive Neural Network by Controlling the Fresnel Number. *Photonics Res.* **2022**, *10*, 2667–2676.
6. Luo, X.; Hu, Y.; Ou, X.; Li, X.; Lai, J.; Liu, N.; Cheng, X.; Pan, A.; Duan, H. Metasurface-Enabled on-Chip Multiplexed Diffractive Neural Networks in the Visible. *Light Sci. Appl.* **2022**, *11*, 158.
7. Goi, E.; Chen, X.; Zhang, Q.; Cumming, B.P.; Schoenhardt, S.; Luan, H.; Gu, M. Nanoprinted High-Neuron-Density Optical Linear Perceptrons Performing near-Infrared Inference on a CMOS Chip. *Light Sci. Appl.* **2021**, *10*, 40. [[PubMed](#)]
8. Mengü, D.; Ozcan, A. All-Optical Phase Recovery: Diffractive Computing for Quantitative Phase Imaging. *Adv. Opt. Mater.* **2022**, *10*, 2200281.
9. Luo, Y.; Mengü, D.; Ozcan, A. Cascadable All-Optical NAND Gates Using Diffractive Networks. *Sci. Rep.* **2022**, *12*, 7121. [[PubMed](#)]
10. Sakib Rahman, M.S.; Ozcan, A. Computer-Free, All-Optical Reconstruction of Holograms Using Diffractive Networks. *ACS Photonics* **2021**, *8*, 3375–3384. [[CrossRef](#)]
11. Yan, T.; Wu, J.; Zhou, T.; Xie, H.; Xu, F.; Fan, J.; Fang, L.; Lin, X.; Dai, Q. Fourier-Space Diffractive Deep Neural Network. *Phys. Rev. Lett.* **2019**, *123*, 023901. [[CrossRef](#)] [[PubMed](#)]
12. Huang, Z.; Wang, P.; Liu, J.; Xiong, W.; He, Y.; Xiao, J.; Ye, H.; Li, Y.; Chen, S.; Fan, D. All-Optical Signal Processing of Vortex Beams with Diffractive Deep Neural Networks. *Phys. Rev. Appl.* **2021**, *15*, 014037. [[CrossRef](#)]
13. Liu, Z.; Gao, S.; Lai, Z.; Li, Y.; Ao, Z.; Li, J.; Tu, J.; Wu, Y.; Liu, W.; Li, Z. Broadband, Low-Crosstalk, and Massive-Channels OAM Modes De/Multiplexing Based on Optical Diffraction Neural Network. *Laser Photonics Rev.* 2200536. [[CrossRef](#)]
14. Wang, H.; Zhan, Z.; Hu, F.; Meng, Y.; Liu, Z.; Fu, X.; Liu, Q. Intelligent Optoelectronic Processor for Orbital Angular Momentum Spectrum Measurement. *Photonix* **2023**, *4*, 9. [[CrossRef](#)]
15. Duan, Z.; Chen, H.; Lin, X. Optical Multi-Task Learning Using Multi-Wavelength Diffractive Deep Neural Networks. *Nanophotonics* **2023**, *12*, 893–903. [[CrossRef](#)]
16. Fu, T.; Zang, Y.; Huang, Y.; Du, Z.; Huang, H.; Hu, C.; Chen, M.; Yang, S.; Chen, H. Photonic Machine Learning with On-Chip Diffractive Optics. *Nat. Commun.* **2023**, *14*, 70. [[CrossRef](#)]
17. Wang, Z.; Chang, L.; Wang, F.; Li, T.; Gu, T. Integrated Photonic Metasystem for Image Classifications at Telecommunication Wavelength. *Nat. Commun.* **2022**, *13*, 2131. [[CrossRef](#)] [[PubMed](#)]
18. Tang, C.; Dou, X.; Lin, Y.; Yin, H.; Wu, B.; Zhao, Q. Design of All-Optical Logic Gates Avoiding External Phase Shifters in a Two-Dimensional Photonic Crystal Based on Multi-Mode Interference for BPSK Signals. *Opt. Commun.* **2014**, *316*, 49–55. [[CrossRef](#)]

19. Mohebzadeh-Bahabady, A.; Olyaei, S. Proposal of a Cascade Photonic Crystal XOR Logic Gate for Optical Integrated Circuits with Investigation of Fabrication Error and Optical Power Changes. *Photonics* **2021**, *8*, 392. [[CrossRef](#)]
20. El Haffar, R.; Mahboub, O.; Farkhsi, A.; Figueue, M. All-Optical Logic Gates Using a Plasmonic MIM Waveguide and Elliptical Ring Resonator. *Plasmonics* **2022**, *17*, 831–842. [[CrossRef](#)]
21. He, L.; Zhang, F.; Zhang, H.; Kong, L.-J.; Zhang, W.; Xu, X.; Zhang, X. Topology-Optimized Ultracompact All-Optical Logic Devices on Silicon Photonic Platforms. *ACS Photonics* **2022**, *9*, 597–604. [[CrossRef](#)]
22. Neşeli, B.; Yilmaz, Y.A.; Kurt, H.; Turduev, M. Inverse Design of Ultra-Compact Photonic Gates for All-Optical Logic Operations. *J. Phys. Appl. Phys.* **2022**, *55*, 215107. [[CrossRef](#)]
23. Chen, T.; Dang, Z.; Ding, Z.; Zhang, Z. Programmable Parallel Optical Logic Gates on a Multimode Waveguide Engine. *Photonics* **2022**, *9*, 736. [[CrossRef](#)]
24. Huang, Y.; Xiao, T.; Chen, S.; Xie, Z.; Zheng, J.; Zhu, J.; Su, Y.; Chen, W.; Liu, K.; Tang, M.; et al. All-Optical Controlled-NOT Logic Gate Achieving Directional Asymmetric Transmission Based on Metasurface Doublet. *Opto-Electron. Adv.* **2023**, *6*, 220073. [[CrossRef](#)]
25. Jiao, S.; Feng, J.; Zhang, L.; Wu, D.; Shen, Y. Optical Logic Gate Operations with Single-Pixel Imaging. *IEEE J. Sel. Top. Quantum Electron.* **2023**, *29*, 1–8. [[CrossRef](#)]
26. Mukherjee, K.; Raja, A.; Maji, K. All-Optical Logic Gate NAND Using Semiconductor Optical Amplifiers with Simulation. *J. Opt.* **2019**, *48*, 357–364. [[CrossRef](#)]
27. Miller, D.A.B. Are Optical Transistors the Logical next Step? *Nat. Photonics* **2010**, *4*, 3–5. [[CrossRef](#)]
28. Qian, C.; Lin, X.; Lin, X.; Xu, J.; Sun, Y.; Li, E.; Zhang, B.; Chen, H. Performing Optical Logic Operations by a Diffractive Neural Network. *Light Sci. Appl.* **2020**, *9*, 59. [[CrossRef](#)] [[PubMed](#)]
29. Wang, P.; Xiong, W.; Huang, Z.; He, Y.; Xie, Z.; Liu, J.; Ye, H.; Li, Y.; Fan, D.; Chen, S. Orbital Angular Momentum Mode Logical Operation Using Optical Diffractive Neural Network. *Photonics Res.* **2021**, *9*, 2116–2124. [[CrossRef](#)]
30. Zarei, S.; Khavasi, A. Realization of Optical Logic Gates Using On-Chip Diffractive Optical Neural Networks. *Sci. Rep.* **2022**, *12*, 15747. [[CrossRef](#)] [[PubMed](#)]
31. Zhao, Z.; Zhao, Z.; Wang, Y.; Ding, X.; Ding, X.; Li, H.; Li, H.; Fu, J.; Zhang, K.; Zhang, K.; et al. Compact Logic Operator Utilizing a Single-Layer Metasurface. *Photonics Res.* **2022**, *10*, 316–322. [[CrossRef](#)]
32. Mengü, D.; Zhao, Y.; Yardimci, N.T.; Rivenson, Y.; Jarrahi, M.; Ozcan, A. Misalignment Resilient Diffractive Optical Networks. *Nanophotonics* **2020**, *9*, 4207–4219. [[CrossRef](#)]

Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.