

Article

An Efficient CMOS Dual Switch Rectifier for Piezoelectric Energy-Harvesting Circuits

Amad Ud Din ¹, Muhammad Kamran ², Waqar Mahmood ¹, Khursheed Aurangzeb ³ ,
Abdulaziz Saud Altamrah ³ and Jong-Wook Lee ^{4,*} 

¹ Material Synthesis & Characterizations (MSC) Lab-Electronics Division, Department of Physics, Fatima Jinnah Women University (FJWU), The Mall, Rawalpindi 46000, Pakistan; ammad@fjwu.edu.pk (A.U.D.); waqarmahmood@fjwu.edu.pk (W.M.)

² Department of Electrical & computer Engineering, COMSATS University, Wah Cantt 47040, Pakistan; dr_m_kamran@ciitwah.edu.pk

³ Computer Engineering Department, College of Computer and Information Sciences, King Saud University, Riyadh 11543, Saudi Arabia; kaurangzeb@ksu.edu.sa (K.A.); 437105938@student.ksu.edu.sa (A.S.A.)

⁴ Department of Electronics and Radio Engineering, Kyung Hee University, Yongin 17104, Korea

* Correspondence: jwlee@khu.ac.kr; Tel.: +82-31-201-3740

Received: 28 November 2018; Accepted: 2 January 2019; Published: 7 January 2019



Abstract: In this research work, we investigated a dual switch (DS) active rectifier for the piezoelectric (PE) energy scavenging system. In the proposed DS active rectifier configuration, two extra switches are shunted across the PE transducer which helps the PE transducer's capacitor in charging and discharging which results in maximum power extraction from the PE transducer. Moreover, in the proposed rectifier configuration comparator controlled active diodes are used instead of conventional/passive diodes to minimize the threshold voltage V_{TH} drop. The proposed DS active rectifier design is fabricated in a 1-poly 6-metal 180-nm standard CMOS process. The simulation and measured results of the proposed DS active rectifier design have the better power conversion efficiency (PCE) of 91.5 %, which definitely helps in extracting more power than the conventional full bridge rectifier (FBR).

Keywords: piezoelectric transducer; active rectifier; energy harvesting; full bridge rectifier

1. Introduction

Energy Scavenging or Harvesting is a process in which energy can be derived/extracted from the various environmental sources like solar, thermal, RF, etc. [1–4]. Piezoelectric elements (PE) can be used to produce electrical energy from mechanical energy and it is quite a promising solution because of higher power density versus internal light and electromagnetic/electrostatic vibration. Usually, the PE transducers output is an irregular function of time and it needs to be rectified first to be usable. The most commonly used AC–DC converters are the conventional full bridge rectifiers (FBR) and half wave rectifiers. The drawback of these rectifiers is low power extraction and low conversion efficiency which introduced a switch only (single switch) rectifier [2,3]. It almost doubles the power extraction efficiency by the addition of a single switch across the PE transducer when it is compared with the conventional FBR circuit. In [2], the forward voltage drops across the rectifying diodes were a major source of conduction power loss and this issue is minimized by the use of the comparator based active diodes [3]. The work in [3–6] has designed the active rectifier and [3] redesign it and use it with a single switch which improves the power conversion efficiency [7–9]. In this research work, we introduce a dual switch active rectifier with high-power extraction and better conversion efficiency implemented on a 180-nm Complementary metal oxide semiconductor transistor (CMOS) process. An efficiency of 91.5% is achieved and this number is better than other reported rectifiers.

2. Proposed Rectifier and Circuit Implementation

2.1. Proposed DS Active Rectifier

The PE transducer shown in Figure 1 is usually modelled as a current source $i_p(t)$ shunted with the capacitor and a resistor i.e., C_p and R_p , where I_p is the amplitude of the current and f_p is the excitation frequency. The PE transducer output is not usable directly, as it is in a sinusoidal shape. It has to be rectified first and then it can be usable by the load circuits [1–5]. In order to increase the conversion efficiency of the conventional FBR as well as other rectifiers proposed in [1,2], we propose a CMOS dual switch (DS) active rectifier shown in Figure 1. In the proposed rectifier, two P-type (PMOS) transistors, MP1 and MP2, are configured in cross-coupled structure while other N-type (NMOS) transistors are implemented by using comparators C_1 and C_2 combined with two NMOS transistors MN1 and MN2. Two symmetrical switches in parallel with the PE transducer are used to discharge the PE transducer capacitor C_p completely. When the switch voltage (VSW) turns on for a brief time, it discharges the PE transducer capacitor C_p completely through the ground. C_{RECT} is the output capacitor and is used to store the harvested energy while R_{RECT} is the load resistor.




Figure 1. Schematic of the proposed DS active rectifier [3,10,11].

2.2. Operation Principle of Proposed DS Active Rectifier

Initially, the current I_p of PE transducer shown in Figure 1 is used to charge C_p . As I_p further increases i.e., V_{IN1} increases and V_{IN2} decreases. When the difference of V_{IN1} and V_{IN2} i.e., $V_{PN} = V_{IN1} - V_{IN2}$ is greater than the threshold voltage $|V_{thp}|$ of the transistor, it turned on MP1. V_{IN1} is shorted to output V_{RECT} , further increase in V_{PN} decreases V_{IN2} , and it switched the comparators C_1 output to a high state and this turns on transistor MN2. As a result, a current path to load capacitor C_{RECT} is formed as both the transistors MP1 and MN2 are turned on. When

I_p approaches zero, the switch VSW turns on shortly and discharges completely the PE transducer capacitor C_p by shortening the nodes V_{IN1} and V_{IN2} to the ground. At this time, $V_{PN} = 0$ and both the transistor MP1 and MN2 turn off too, and the first cycle ends. In the next half cycle, the proposed DS active rectifier operates in a similar manner except that, now, MP2 and MN1 are involved. The adoption of two symmetrical switches help to charge and discharge instantly to transfer as much energy as possible.

2.3. Power Conversion and Extraction Analysis

For further understanding of the proposed rectifier, we analyze the power extraction and conversion process of the conventional full bridge rectifier (FBR). The conventional FBR with ideal diodes $D_1 - D_4$, its current pulse i_p , and waveform across the PE transducer i.e., V_{PN} is shown in Figure 2.




Figure 2. (a) Schematic diagram of the conventional FBR; (b) Associated current and voltage waveforms.

Figure 2 shows that available charge in the PE transducer is not completely delivered at the output [2]. The shaded portion shows that, at every half cycle, the amount of charge is not delivered at the output, and the current waveform I_p from the PE transducer has to charge the capacitor C_p from $-V_{RECT}$ to $+V_{RECT}$ before the diodes turn on. This lost charge limits the amount of power that can be extracted using the conventional FBR. The charge that actually flows into the output capacitor C_{RECT} is just the difference between the total available charge and the lost charge [2]. The amount of charge available from the PE transducer is given as [12]

$$Q_{av/cycle} = \int_0^{2\pi/\omega} i_p dt = \frac{4I_p}{\omega_p} \tag{1}$$

where $i_p = I_p \sin(\omega_p t)$ and $\omega_p = 2\pi f_p$, the open circuit voltage is given as $I_p = \omega_p C_p V_p$. The Equation (1) can be written as

$$Q_{av/cycle} = 4C_p V_p \tag{2}$$

The charge per cycle lost will be

$$Q_{lost/cycle} = 4C_p V_{RECT} \quad (3)$$

The actual charge Q_{RECT} that flows into the output capacitor C_{RECT} per cycle is the difference between the total charge available and charge lost per cycle is given by

$$Q_{RECT/cycle} = Q_{av/cycle} - Q_{lost/cycle} \quad (4)$$

$$= 4V_p C_p - 4C_p V_{RECT}$$

$$= 4C_p (V_p - V_{RECT}) \quad (5)$$

The total energy per cycle is $E_{RECT/cycle} = Q_{RECT/cycle} \times V_{RECT}$

$$= 4C_p V_{RECT} (V_p - V_{RECT}) \quad (6)$$

Now the total power delivered at the output can be calculated using $P_{RECT(FBR)} = E_{RECT/cycle} \times f_p$

$$= 4C_p V_{RECT} f_p (V_p - V_{RECT}) \quad (7)$$

It is obvious that power vary with V_{RECT} and at $V_{RECT} = V_p/2$, it reach at its maximum value, than maximum power is

$$P_{RECT(FBR)}(max) = 4C_p V_p^2 f_p \quad (8)$$

$$Q_{loss/cycle} = 2C_p V_{RCET} \quad (9)$$

The actual charge Q_{RECT} that flows at the

$$Q_{RECT/cycle} = 2C_p (2V_p - V_{RCET}) \quad (10)$$

The total energy delivered to C_{RECT} every cycle is given by

$$E_{RECT/cycle} = 2C_p V_{RECT} (2V_p - V_{RCET}) \quad (11)$$

The power delivered to the output by DS active rectifier is the product of the charge delivered V_{RECT} and frequency f_p as

$$P_{RECT/cycle} = 2C_p V_{RECT} f_p (2V_p - V_{RCET}) \quad (12)$$

The maximum power can be extracted by using DS active rectifier is

$$P_{RECT/DS}(max) = 2C_p V_{RECT} f_p (2V_p - V_{RCET}) \quad (13)$$

There are two major issues in conventional FBR. The first is its very poor power extraction capability and other one is the voltage drop across the diodes which results power losses. To overcome these issues, we propose DS active rectifier. The DS active rectifier combines the advantages of both conventional FBR and switch only rectifier in [2]. Figure 3 shows the current and voltage waveforms associated with the DS active rectifier. The switches across the PE transducer turned on for a brief time to discharge its capacitor C_p to ground at every zero crossing of the PE transducer current I_p .




Figure 3. Current and voltage waveforms associated with the proposed DS active rectifier.

3. Results and Discussion

The proposed DS active rectifier shown in Figure 1 is implemented in 180-nm CMOS technology and is simulated and measured with the following transducer parameters, $I_p = 490 \mu\text{A}$, $C_p = 130 \text{ nF}$, $f_p = 200 \text{ Hz}$, and $R_p = 1 \text{ M}\Omega$. The values of load resistor R_{RECT} and capacitor C_{RECT} are $200 \text{ K}\Omega$ and $1 \mu\text{F}$, respectively.

For comparison, a cross-coupled rectifier is implemented too. The transient voltages at the input and output of the proposed DS active rectifier and cross-coupled rectifier is shown in Figure 4. It is obvious that the use of two switches in parallel with the PE transducer, discharges the capacitor C_p to ground twice in a cycle, when current I_p crosses zero which results in higher value and higher power extraction compared to the cross-coupled active rectifier. It also shows the comparison of rectified output voltage V_{RECT} and the input voltage $V_{PN} = V_{IN1} - V_{IN2}$ of the DS active rectifier and cross-coupled rectifier. The V_{RECT} in flipping case is higher than the conventional one.




Figure 4. Comparison of transient voltage at the input and output of the proposed DS active rectifier and conventional cross-coupled rectifier.

Figure 5 shows the rectified output voltage V_{RECT} of the DS active rectifier and cross-coupled rectifier is 3.91 and 2.15 V, respectively. It starts from zero, when the PE-transducer is at rest. The output voltage increases when the traducer starts vibrating and reached at its steady state. The proposed

DS rectifier is simulated at different corners (tt, ff, ss) as well as for the verification of the design functionality are shown in Figure 6. It is shown that the maximum rectified output voltage can be seen at 'tt', while comparable rectified out voltage can be seen at 'ff' and 'ss'. This is because at 'ss' the threshold voltages of NMOS/PMOS becomes low which results in a low rectified output voltage. The same will happen at 'ff' corner as NMOS/PMOS transistors threshold voltage becomes high [13]. The theoretical maximum output power P_{RECT} of the proposed and conventional cross-coupled rectifier is 468 and 234 μ W, respectively, and the calculated power of proposed and cross-coupled rectifier is 427 and 189 μ W, respectively. The active area of the proposed DS active rectifier is $53 \times 18 \mu\text{m}^2$ and is shown in Figure 7. The efficiency of the proposed DS active rectifier is 91.5%. The performance summary of the proposed DS active rectifier and its comparison with other reported rectifiers is shown in Table 1. It is shown that the voltage and efficiency is the best when it is compared with the other reported designs in the literature [14–19]. The measured results of the proposed DS active rectifier are shown in Figure 8. For the measurement the PE transducer's equivalent model circuit is used instead of the actual PE transducer. It consists of an AC voltage source in series with a capacitor C_p is used. A sine wave of 200 Hz with 3-V pk-pk is placed in series with the $C_p = 130 \text{ nF}$. The measured waveform V_{PN} , the control signal VSW and the rectified output voltage V_{RECT} is shown in Figure 8. The measured output voltage is 3.61 V while in simulation it is 3.91 V.




Figure 5. Comparison of transient voltage at the input of the proposed DS active rectifier and conventional cross-coupled rectifier.




Figure 6. Proposed DS active rectifier simulations at different corners.




Figure 7. Layout of the proposed DS active rectifier.

Table 1. Performance Summary and Comparison of Different Rectifiers.

	TPE-15 [6]	TPE-11 [4]	ASSCC-13 [14]	JSSC-10 [2]	TPE-12 [3]	VLSI-11 [17]	This Work
Process	Discrete	Discrete	0.18 μm	0.35 μm	0.18 μm	0.35 μm	0.18 μm
Architecture	P-SSHI	Self Resonant	SSHI	Bias Flip	SW-Only	Comparator based	DS
V_{PN} (V)	2.47	20	2.23	2.4	2.8	1.8/3.2	3
f_o (Hz)	225	185	200	225	200	200	200
V_{RECT} (V)	1.9	1.81	3.6	3.2	2.78	NA	3.91
POUT-max (μW)	48	636	74	68	81	@ $V_s = 1.8$ V 86.5/175 @ $V_s = 3.2$ V 21/261 @ $V_s = 1.8$ V 98.6	427
Efficiency (%)	58	NA	89	58	90	@ $V_s = 3.2$ V 66	91.5




Figure 8. Measured results of the proposed DS active rectifier.

4. Conclusions

In this research, we show that a dual switch (DS) active rectifier for a piezoelectric (PE) energy scavenging system becomes more efficient by shunting two extra switches with the PE transducer. These switches can significantly increase power extraction from a PE transducer by discharging

the transducer capacitor in each half cycle. Moreover, in the proposed dual switch active rectifier configuration, passive diodes are swapped with the comparator-controlled active diodes to minimize the threshold voltage drop V_{TH} . The chip is fabricated using 0.18 μm CMOS process with an active area of $53 \times 18 \text{ mm}^2$. The results show that the PCE of 91.5% is achieved. This figure is 4-times more, when it is compared with the conventional full bridge rectifier (FBR) circuit.

Author Contributions: Conceptualization, A.U.D. and J.-W.L.; methodology, A.U.D.; software, A.U.D.; validation, J.-W.L., M.K. and W.M.; formal analysis, A.U.D.; investigation, J.-W.L.; resources, J.-W.L., K.A., A.S.A.; data curation, A.U.D.; writing—original draft preparation, A.U.D.; writing—review and editing, K.A., A.S.A.; visualization, M.K.; supervision, J.-W.L.; project administration, A.U.D., J.-W.L.; funding acquisition, J.-W.L., K.A., A.S.A.

Funding: This research was supported by the Basic Science Research Program through the National Research Foundation of Korea (NRF-2018R1A2A2A05018621). The chip fabrication and CAD tools were made available through the IDEC (IC Design Education Center). The authors extend their appreciation to the Deanship of Scientific Research at King Saud University for funding this work through research group No. (RG-1438-034).

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Roundy, S. *Energy Scavenging for Wireless Sensor Networks with Special Focus on Vibrations*; Kluwer Academic Press: Dordrecht, The Netherlands, 2003; pp. 32–58.
2. Ramadass, Y.K.; Chandrakasan, A.P. An efficient piezoelectric energy harvesting interface circuit using a bias-flip rectifier and shared inductor. *IEEE J. Solid State Circuits* **2010**, *45*, 189–204. [[CrossRef](#)]
3. Sun, Y.; Hieu, N.H.; Joeng, C.J.; Lee, S.G. An integrated high-performance active rectifier for piezoelectric vibration energy harvesting system. *IEEE Trans. Power Electron.* **2012**, *27*, 623–627. [[CrossRef](#)]
4. Krihely, N.; Ben-Yaakov, S. Self-contained resonant rectifier for piezoelectric sources under variable mechanical excitation. *IEEE Trans. Power Electron.* **2011**, *26*, 612–621. [[CrossRef](#)]
5. Lefeuvre, E.; Badel, A.; Richard, C.; Guyomar, D. A comparison between several vibration-powered piezoelectric generators for standalone systems. *Sens. Actuators A Phys.* **2005**, *126*, 405–416. [[CrossRef](#)]
6. Lu, S.; Boussaid, F. A highly efficient P-SSHI rectifier for piezoelectric energy harvesting. *IEEE Trans. Power Electron.* **2015**, *30*, 5364–5369. [[CrossRef](#)]
7. Umeda, T.; Yoshida, H.; Shuichi, S.; Fujita, F.; Suzuki, T.; Otaka, S.F. A 950-MHz rectifier circuit for sensor network tags with 10-m distance. *IEEE J. Solid State Circuits* **2006**, *1*, 35–41. [[CrossRef](#)]
8. Guo, S.; Lee, H. An efficiency-enhanced CMOS rectifier with unbalanced-bias comparators for transcutaneous power high-current implants. *IEEE J. Solid State Circuits* **2009**, *44*, 1796–1804. [[CrossRef](#)]
9. Din, A.U.; Chung, D.; Park, D.; Lee, H.; Lee, J.-W. A high extraction self-controllable CMOS resonant rectifier circuit for piezoelectric energy scavenging system. In Proceedings of the 2014 International SoC Design Conference (ISOCC), Jeju, Korea, 3–6 November 2014; pp. 40–41.
10. Lu, C.; Tsui, C.Y.; Ki, W.H. Vibration energy scavenging system with maximum power tracking for micropower applications. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* **2011**, *19*, 2109–2119. [[CrossRef](#)]
11. Lu, C.; Tsui, C.Y.; Ki, W.H. Vibration energy scavenging and management for ultra low power applications. In Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), Portland, OR, USA, 27–29 August 2007; pp. 316–321.
12. Karthikeyan, L.; Amrutur, B. Signal-powered low-drop-diode equivalent circuit for a full-wave bridge rectifier. *IEEE Trans. Power Electron.* **2012**, *27*, 4192–4201. [[CrossRef](#)]
13. Lin, H.; Chang, D.K. A Low-Voltage Process Corner Insensitive Subthreshold CMOS Voltage Reference Circuit. In Proceedings of the IEEE International Conference on IC Design and Technology, Padova (ICIDT), Padova, Italy, 1–4 May 2006; pp. 1–4.
14. Calì, R.; Rongala, U.; Camboni, D.; Milazzo, M.; Stefanini, C.; de Petris, G.; Oddo, C. Piezoelectric energy harvesting solutions. *Sensors* **2014**, *14*, 4755–4790. [[CrossRef](#)] [[PubMed](#)]
15. Dicken, J.; Mitcheson, P.D.; Stoianov, I.; Yeatman, E.M. Power-extraction circuits for piezoelectric energy harvesters in miniature and low-power applications. *IEEE Trans. Power Electron.* **2012**, *27*, 4514–4529. [[CrossRef](#)]

16. Lu, S.; Boussaid, F. An inductorless self-controlled rectifier for piezoelectric energy harvesting. *Sensors* **2015**, *15*, 29192–29208. [[CrossRef](#)] [[PubMed](#)]
17. Do, X.-D.; Nguyen, H.H.; Han, S.K.; Lee, S.-G. A rectifier for piezoelectric energy harvesting system with series synchronized switch harvesting inductor. In Proceedings of the 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC), Singapore, 11–13 November 2013; pp. 10–13.
18. Kwon, D.; Rincón-Mora, G.A.F. A single-inductor 0.35 μm CMOS energy-investing piezoelectric harvester. *IEEE J. Solid State Circuits* **2014**, *49*, 2277–2291. [[CrossRef](#)]
19. Du, S.; Jia, Y.; Seshia, A.A. An efficient inductorless dynamically configured interface circuit for piezoelectric vibration energy harvesting. *IEEE Trans. Power Electron.* **2017**, *32*, 3595–3609. [[CrossRef](#)]



© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).