

## Article

# Cascaded AC-DC Power Conversion Interface for Charging Battery

Jinn-Chang Wu <sup>1</sup>, Hurng-Liahng Jou <sup>2</sup>, Fu-Zen Chen <sup>2,\*</sup> and Jung-Peng Li <sup>1</sup>

<sup>1</sup> Department of Microelectronics Engineering, National Kaohsiung University of Science and Technology, 142 Haijhuang Road, Kaohsiung 81143, Taiwan

<sup>2</sup> Department of Electrical Engineering, National Kaohsiung University of Science and Technology, 415 Chien-Kung Road, Kaohsiung 80778, Taiwan

\* Correspondence: chenfuzen@nkust.edu.tw

**Abstract:** This paper develops a cascaded AC-DC power conversion interface (CADPCI) to convert AC power to charge the battery set. The proposed CADPCI is composed of a cascaded converter (CC) and a dual-input buck converter (DIBC). The CC is formed by connecting a full-bridge converter (FBC) and a bridgeless rectifier (BLR) in series. The CADPCI generates an 11-level input voltage and performs unity power factor correction. The switching loss is reduced because only the FBC with a lower DC port voltage is switched at a high frequency. The DIBC uses a buck converter and a selection switch set to generate a two-level DC voltage on the DC port of the BLR. By controlling the DC input voltage of the buck converter, the injected power of the BLR can match the input power of the utility. Therefore, the FBC does not require to handle the real power, saving an isolated converter for regulating the DC port voltage of the FBC, thus simplifying the power circuit of the CC. The buck converter also acts as a DC active filter to filter out low-frequency ripples of the charging current. A prototype is constructed to verify the performance of the proposed CADPCI.

**Keywords:** cascaded power converter; bridgeless rectifier; DC active filter



**Citation:** Wu, J.-C.; Jou, H.-L.; Chen, F.-Z.; Li, J.-P. Cascaded AC-DC Power Conversion Interface for Charging Battery. *Electronics* **2023**, *12*, 1192. <https://doi.org/10.3390/electronics12051192>

Academic Editors: Diego Bellan and Jelena Loncarski

Received: 10 February 2023

Revised: 26 February 2023

Accepted: 27 February 2023

Published: 1 March 2023



**Copyright:** © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction

Electronic equipment is widely used in industry, commerce, and households. It is generally powered by the utility through an AC-DC power conversion interface. Over the last two decades, batteries have started from powering our portable electronics to powering our vehicles and household equipment, such as robot vacuums, electric bikes, mowing machines, etc. With the development of robots and electric vehicles, the number of battery-powered devices has increased dramatically. Those batteries have to be charged from the utility through an AC-DC power conversion interface.

In order to keep good power quality for electronic equipment and ensure the performance of battery sets, an AC-DC power conversion interface must provide a stable and controllable voltage/current at the DC port and produce a sinusoidal input current at the AC port with nearly a unit power factor. Diode rectifiers do not meet these requirements and cannot work as an AC-DC power conversion interface alone [1]. Due to the price decrease in the power semiconductor components and advanced switching power supply technology, active power factor correction (PFC) rectifiers have been well-developed. Conventionally, a switching power converter, such as a boost, buck, or buck–boost converter, is connected to the DC port of a diode rectifier for a single-phase PFC circuit [1–6]. The diode rectifier converts the utility voltage into a rectified voltage, which is then further converted into a controllable DC voltage/current through a switching power converter. The switching power converter also shapes the input current for a good power factor and low current harmonic distortion.

Different from discontinuous input current driven by buck converter or buck–boost converter, boost converter drives its input current continuously, which eliminates the large-capacity input filter and reduces electromagnetic interference (EMI). In order to improve the

power efficiency of PFC circuit, the bridgeless PFC circuit integrates the diode bridge and the boost converter to eliminate one rectifier diode voltage drop at the forward path [7,8]. However, the DC output voltage for a PFC circuit that uses a boost converter is always greater than the amplitude of the utility voltage. Hence, a buck converter with a high step-down ratio is required for low-voltage applications, and the overall power efficiency is low. To reduce leakage current and increase the step-down ratio, an isolated converter, such as a flyback or forward converter, is connected to the diode rectifier in the PFC circuit [9–11]. However, this produces a discontinuous input current and results in high voltage stress for power electronic switches. Moreover, the use of a transformer also decreases the power efficiency and induces spike voltages.

Power semiconductor components are worked as switches for power conversion applications. Their non-ideal switching characteristics induce switching losses during the switching turned-on and turned-off transitions. The switching loss is highly dependent on the transition time, transition voltage/current level, and semiconductor switching characteristics. For the switching power converter used in the conventional PFC circuit, the power semiconductor components are operated in hard switching with a high transition voltage level, resulting in a large switching loss. Soft switching technologies, which take advantage of the LC resonant to turn the switch components at nearly zero transition voltage/current level, can reduce switching losses dramatically [12–14]. However, most soft switching technologies significantly increase the complexity of the controller and power circuit design. In addition, the resonant performance is heavily affected by the drift of passive components.

Multi-level converters (MLCs) reduce the transition voltage level of the switching of power electronic switches, so both the switching harmonics and the switching loss are reduced. Therefore, the capacities of both passive filter components and heat dissipation components can be effectively reduced. The diode-clamped MLCs employ a number of clamped diodes as the conduction paths to generate more output voltage levels and reduce the transition voltage level of the power electronic switches [15,16]. However, these clamped diodes have higher voltage ratings and result in larger power losses. The flying-capacitor MLCs generate more output voltage levels and reduce the switching voltages of power electronic switches by inserting capacitors into the conduction path [17,18]. However, these capacitors enlarge the circuit volume. In addition, the issues of voltage balance in both diode-clamped MLCs and flying-capacitor MLCs have to be concerned [15–18]. The cascaded bridge MLCs connect several full-bridge converters (FBCs) to generate more output voltage levels and reduce the switching voltages of power electronic switches [19–23]. An independent DC source is necessary for each FBC, which is the primary consideration for cascaded bridge MLCs. Although most MLCs are applied in DC-AC power conversions, many AC-DC power conversion applications have been developed in recent years [24–27].

In order to keep the advantage of the continuous input current of the boost-type PFC circuits but eliminate the drawback of the high step-down ratio of the second stage and high transition voltage level, this paper proposes a cascaded AC-DC power conversion interface (CADPCI) to convert AC power from the utility into stable DC power to charge the battery set. The proposed CADPCI is composed of a cascaded converter (CC) and a dual-input buck converter (DIBC). The major contributions of the proposed CADPCI are listed as follows.

1. The CC uses an FBC and a bridgeless rectifier (BLR), connected in series, to generate an 11-level input voltage and perform a unity power factor. Only six power electronic switches are used in the CC.
2. The switching loss of the CC is reduced significantly because only the FBC with a lower DC port voltage is switched at a high frequency.
3. The DIBC controls the DC port voltage of the BLR to achieve a power balance between the BLR and the utility. The FBC does not handle real power to save an isolated converter for regulating the DC port voltage of the FBC, thus simplifying the power circuit of the CC.

4. DIBC further realizes the function of a DC active filter (DAF) with no additional circuit.

This paper is organized as follows: Section 2 reviews the cascaded converter in rectifier applications, followed by the principle of the proposed cascaded power conversion interface in Section 3. Then, Section 4 describes the operation of the proposed dual-input buck converter, and Section 5 explains the operation of the cascaded converter. The last two sections show the experimental results and conclude this paper.

## 2. Cascaded Converter

The CC is configured by connecting several FBCs in series, as shown in Figure 1. According to the DC port voltage of different FBCs, the CC is divided into symmetrical CC and asymmetrical CC. The DC port voltages of the FBCs in a symmetrical CC are always the same. The symmetrical CC has  $2n + 1$  voltage levels at the AC port, where  $n$  is the number of FBCs [19,20]. The benefits of symmetrical CC include easily modulated and even distribution of the power losses. On the other hand, the DC port voltages of the FBCs in an asymmetrical CC are usually in multiple relationships. Accordingly, the asymmetric CC generates more levels of AC port voltage compared to the symmetrical CC [21–23]. The CCs with two FBCs are given as examples. A two-FBCs symmetrical CC generates five voltage levels at the AC port. A two-FBC asymmetrical CC, which has a 1:2 voltage ratio at their FBC DC port voltages, generates seven voltage levels at the AC port [22]. A two-FBC asymmetrical CC, which has a 1:3 voltage ratio at their FBC DC port voltages, generates nine voltage levels at the AC port [23].




Figure 1. Topology of the CC.

Regardless of symmetrical or asymmetrical CC, each FBC requires an independent DC power supply, which increases the complexity of the DC power processing circuit.

## 3. Principle of Proposed Cascaded Power Conversion Interface

The power circuit of the proposed CADPCI is shown in Figure 2. The proposed CADPCI is composed of a CC and a DIBC. The CC combines an FBC and a BLR in a series connection, as shown in Figure 3. The BLR replaces the diode rectifier of the PFC circuit to decrease conduction loss [7,8], but an extra switch component is necessary. The FBC uses unipolar pulse width modulation (PWM) to control power switches  $S_{f1}$ – $S_{f4}$  to generate a three-level pulse voltage at the AC port of the FBC ( $v_f$ ). The DC port of the BLR is connected to the DIBC. The DIBC integrates a buck converter and a selector switch ( $S_{d1}$ ) to provide a two-level DC voltage to the DC port of the BLR. The power switches  $S_{b1}$  and  $S_{b2}$  of BLR are switched synchronously with the utility voltage to generate a five-level step-wave voltage at the AC port of the BLR ( $v_b$ ). The two-level DC voltage for the DC port of the BLR is two or four times the DC port voltage of the FBC ( $V_{cf}$ ). Therefore, the proposed CC can synthesize an 11-level input voltage by cascading the ac port voltages of FBC and BLR. Compared to the asymmetrical CC with two FBCs, the proposed CC can generate more

voltage levels. The CC also produces a sinusoidal input current to perform a unity power factor. The FBC with a low DC port voltage is the only part switching in high frequency.




Figure 2. Power circuit of the proposed CADPCI.





Figure 3. CC circuit of the proposed CADPCI.

The DIBC also performs the function of DAF with no additional circuit to filter out low-frequency ripple of the charging current. A low-pass filter that is configured using  $C_{d2}$ ,  $C_{d3}$ ,  $R_d$ , and  $L_{d2}$  is used to filter out the switching ripple of the charging current.

#### 4. Operation of Dual-Input Buck Converter

Although the CADPCI performs unity power factor correction, the instantaneous input power from the utility includes not only a DC power but also a twice-utility-frequency AC power. The twice-utility-frequency AC power results in a ripple current on the DC side of the CADPCI that charges the battery set. This ripple current may reduce the life of the battery set [28,29]. The novelty of the DIBC is that the buck converter in the DIBC not only regulates the DC port voltage of the BLR but also acts as a DAF to filter out low-frequency ripple of the charging current for the battery set.

The input voltage of the DIBC has two levels: the voltage of the battery set ( $V_{bat}$ ) and the input voltage of the buck converter ( $V_{Cd1}$ ), depending on the operation of the selector switch  $S_{d1}$ . The DIBC operates in two modes, according to the selector switch, as shown in Figure 4.




**Figure 4.** Operation of the proposed DIBC, (a) mode DI, (b) mode DII.

- **Mode DI:**  
Figure 4a shows the operation of this mode,  $S_{d1}$  is turned on, and  $D_{d1}$  is turned off. The battery set is directly charged from the utility through only the CC. The input voltage of the DIBC is equal to the voltage of the battery set.
- **Mode DII:**  
Figure 4b shows the operation of this mode,  $S_{d1}$  is turned off, and  $D_{d1}$  is turned on. The battery set is charged from the utility through both the CC and buck converter. The input voltage of the DIBPC is equal to the input voltage of the buck converter, which is higher than the voltage of the battery set due to the operation of the buck converter.

The buck converter adopts a current mode control to control the current of inductor  $L_{d1}$ , and its operation can be divided into two modes. When  $S_{d2}$  is turned on, the voltage  $v_{Dd2}$  across  $D_{d2}$  is  $V_{Cd1}$ .  $V_{Cd1}$  is higher than the voltage of the battery set, so the current of the inductor  $L_{d1}$  is increased. When  $S_{d2}$  is turned off,  $D_{d2}$  is conducted. Consequently, the voltage  $v_{Dd2}$  across  $D_{d2}$  is 0, and the current of the inductor  $L_{d1}$  is decreased. By controlling  $S_{d2}$  in PWM switching, the voltage  $v_{Dd2}$  across  $D_{d2}$  is a pulse voltage that varies between  $V_{Cd1}$  and 0, which can control the current of the inductor  $L_{d1}$  increasing or decreasing to follow its reference current. The reference current includes a DC component and an AC component. The DC component is used to regulate the input voltage of the buck converter. The AC component is calculated by extracting the ripple of the charging current to perform the function of DAF. Therefore, the DIBC can perform the function of DAF with no additional circuit.

## 5. Operation of Cascaded Converter

The CC in Figure 2 comprises an FBC and a BLR that are connected in series. The circuit for the BLR operates in three modes, as shown in Figure 5.



**Figure 5.** Circuit operation of the BLR: (a) mode RI, (b) mode RII, (c) mode RIII.

- **Mode RI:**  
As can be seen in Figure 5a,  $S_{b1}$  and  $S_{b2}$  are turned on, and the current path is bidirectional. The AC port voltage of the BLR is:

$$v_b = 0 \quad (1)$$

- **Mode RII:**  
This mode is operated during the positive half cycle of the utility voltage, as shown in Figure 5b. The input current is positive.  $S_{b1}$  and  $S_{b2}$  are turned off, and  $D_{b1}$  and the body diode of  $S_{b2}$  conduct. The AC input port voltage of the BLR is:

$$v_b = v_{bus} \quad (2)$$

where  $v_{bus}$  is the DC port voltage of BLR.

- **Mode RIII:**  
This mode is operated during the negative half cycle of the utility voltage, as shown in Figure 5c. The input current is negative.  $S_{b1}$  and  $S_{b2}$  are turned off, and  $D_{b2}$  and the body diode of  $S_{b1}$  conduct. The AC port voltage of the BLR is:


$$v_b = -v_{bus} \quad (3)$$

The DC port voltage of the BLR is generated by the DIBC and has two levels: the voltage of the battery set and the input voltage of the buck converter, depending on the selector switch. The low-pass filter, configured by  $C_{d2}$ ,  $C_{d3}$ ,  $R_d$ , and  $L_{d2}$ , is used to filter out the switching ripple, and its gain is close to unity for DC voltage. As a result, the output voltage of the buck converter is almost equal to the voltage of the battery set.  $S_{b1}$  and  $S_{b2}$  in the BLR are switched synchronously with the utility voltage, so the BLR generates a five-level stepped voltage at the AC port. The five levels are  $V_{Cd1}$ ,  $V_{bat}$ , 0,  $-V_{bat}$ , and  $-V_{Cd1}$ .

The unipolar PWM control is adopted in the FBC. The FBC generates a three-level pulse voltage at the AC port. The three levels are  $V_{Cf}$ , 0, and  $-V_{Cf}$ .

Using asymmetric voltage technology for a CC increases the number of voltage levels. Therefore, the DC port voltage of the FBC, the voltage of the battery set, and the input voltage of the buck converter are designed in the ratio of 1:2:4 to allow the CC to generate

an 11-level input voltage. The operation voltage for the CC is shown in Figure 6. Figure 6a shows that the BLR generates a five-level step-wave voltage, which contains voltage levels of  $4V_{Cf}$ ,  $2V_{Cf}$ ,  $0$ ,  $-2V_{Cf}$ , and  $-4V_{Cf}$ . Figure 6b shows that the FBC generates a three-level pulse voltage, where the three voltage levels are  $V_{Cf}$ ,  $0$ , and  $-V_{Cf}$ . The AC port voltage of the CC integrates the AC port voltages of the FBC and the BLR to generate an 11-level pulse voltage. The voltage levels are  $5V_{ice}$ ,  $4V_{Cf}$ ,  $3V_{Cf}$ ,  $2V_{Cf}$ ,  $V_{Cf}$ ,  $0$ ,  $-V_{Cf}$ ,  $-2V_{Cf}$ ,  $-3V_{Cf}$ ,  $-4V_{Cf}$ , and  $-5V_{Cf}$ , as illustrated in Figure 6c.




**Figure 6.** Simulation results on AC port voltages: (a) BLR; (b) FBC; (c) CC.

The difference in each voltage level is only  $V_{Cf}$ , and the ripple of the input current is written as:

$$\Delta i_i = \frac{V_{Cf}}{L \cdot f_p} D \cdot (1 - D), \quad (4)$$

where  $D$  is the duty cycle of the FBC and  $f_p$  is the frequency of the pulse voltage for the FBC. The FBC uses unipolar PWM control, so  $f_p$  is twice the switching frequency of the power electronic switches. Since the difference in each voltage level is greatly reduced, and  $f_p$  is multiplied, the filter inductor is significantly reduced in the proposed CC. Moreover, only the FBC is switched in high frequency. The DC port voltage of the FBC is about one-fifth that of a conventional PFC circuit; hence, the switching loss for the proposed CC is reduced significantly. The conduction resistance of MOSFET is proportional to its voltage rating. Hence, the conduction loss of FBC is low. Moreover, the input voltage of the buck converter is four-fifths as compared with that of the conventional PFC circuit, so the switching loss of the buck converter in the DIBC is also reduced. Although the proposed CADPCI uses a large number of components, its power efficiency is better than that of the conventional PFC circuit. In addition, the capacity of the passive filter and the EMI of the proposed CADPCI is significantly reduced as compared with the conventional PFC circuit. The DC port voltage of FBC in the proposed CC is also less than that in the asymmetrical CC with a DC port voltage ratio of 1:3, which is a quarter of the DC port voltage for the conventional PFC circuit. Therefore, the switching losses, the capacity of the passive filter, and the EMI of the proposed CC can be further reduced as compared with the asymmetrical CC with a DC port voltage ratio of 1:3. Figure 7 shows the percentage loss for the power semiconductor components in the CADPCI by using a thermal module of PSIM. For CC, the switching loss is significantly reduced. The largest loss in the CADPCI is the switching loss and conduction loss of  $S_{d2}$  of the DIBC.



**Figure 7.** Percentage loss for the power semiconductor components in the CADPCI.

The major disadvantage of CC is that the DC ports for FBCs do not have a common ground, so several independent power supplies or isolated DC-DC power converters must be used to process the DC power for the FBCs. The power balance theory is used in the proposed CC, and only a capacitor  $C_f$  is used to be an energy buffer in the FBC, and an independent power source or an isolated DC-DC power converter is removed. The AC port voltage of the BLR ( $v_b$ ) in Figure 6b can be written as:

$$v_b(t) = \begin{cases} V_{Cd1}, & \theta_2 \leq \omega t \leq \pi - \theta_2 \\ V_{bat}, & \theta_1 \leq \omega t \leq \theta_2, (\pi - \theta_2) \leq \omega t \leq (\pi - \theta_1), \\ 0, & 0 \leq \omega t \leq \theta_1, \pi - \theta_1 \leq \omega t \leq \pi + \theta_1, 2\pi - \theta_1 \leq \omega t \leq 2\pi \\ -V_{bat}, & \pi + \theta_1 \leq \omega t \leq \pi + \theta_2, 2\pi - \theta_2 \leq \omega t \leq 2\pi - \theta_1 \\ -V_{Cd1}, & \pi + \theta_2 \leq \omega t \leq 2\pi - \theta_2 \end{cases} \quad (5)$$

where

$$\theta_1 = \sin^{-1}\left(\frac{V_{bat}}{V_{AC}}\right) \quad (6)$$

$$\theta_2 = \sin^{-1}\left(\frac{V_{Cd1}}{V_{AC}}\right) \quad (7)$$

and  $V_{AC}$  is the amplitude of the utility voltage. The Fourier series for the AC port voltage of the BLR can be expressed as:

$$V_b(t) = V_{b0} + \sum_{n=1}^{\infty} V_{bn} \sin(n\omega t + \varphi_n) \quad (8)$$

where  $V_{b0}$  is the average value, and it is 0.  $V_{bn}$  is the amplitude of the  $n$ -th harmonic, which is

$$V_{bn} = \frac{4}{n\pi} (V_{bat}(\cos(n\theta_1) - \cos(n\theta_2)) + V_{Cd1} \cos(n\theta_2)), \quad n = 1, 3, 5, \dots \quad (9)$$

The utility voltage is written as:

$$v_{ac}(t) = V_{AC} \sin(\omega t) \quad (10)$$

If the input current of the CC is controlled to be sinusoidal and the power factor is unity, it is written as:

$$i_i(t) = I_i \sin(\omega t) \quad (11)$$

The input real power for the CC is written as:

$$P_i = \frac{1}{2} V_{AC} I_i \quad (12)$$

The input real power for the BLR is derived as:

$$P_b = \frac{4I_i}{\pi} [V_{bat}(\cos(\theta_1) - \cos(\theta_2)) + V_{Cd1} \cos(\theta_2)] \quad (13)$$

The input real power for the CC is the sum of the input real powers for the BLR and the FBC, which is:

$$P_i = P_f + P_b \quad (14)$$

As can be seen in (13), the voltage of the battery set cannot be controlled; hence, the input real power of the BLR is controlled by the input voltage of the buck converter,  $V_{Cd1}$ . When the input real power for the BLR is rendered equal to the input real power of the CC by adjusting the input voltage of the buck converter, no real power is injected into the FBC. Therefore, an isolated DC-DC power converter is not required to convert the real power from the FBC to charge the battery set. If the DC port voltage of the FBC is less than its set value, the input voltage of the buck converter must be reduced so that the input real power for the BLR is less than that for the CC. At this time, the input real power for the FBC is positive and is used to charge the capacitor  $C_f$ . If the DC port voltage of the FBC is greater than its set value, the input voltage of the buck converter must be increased so that the input real power for the BLR is greater than that for the CC. Therefore, the input real power for the FBC has a negative value, and the capacitor  $C_f$  is discharged.

## 6. Control Block

Figure 8 shows the control block of the DIBC. The selector switch is controlled by comparing the absolute value of the utility voltage with the voltage of the battery set and the dc port voltage of the FBC. When the absolute value of the utility voltage is between the dc port voltage of the FBC and the input voltage of the buck converter, a control signal is generated to turn  $S_{d1}$  on.




Figure 8. Control block of the proposed DIBC.

The buck converter performs two functions. The first function is a power balance control to control the input voltage such that the input real power of the BLR is equal to the input real power of the CC. The output from the buck converter is connected to the battery set, so the output voltage of the buck converter cannot be controlled. The duty of

$S_{d2}$  is used to control the input voltage. The second function is DAF, which filters out the low-frequency ripple of the charging current for the battery set by controlling the output current of the buck converter.

In order to control the power balance, the DC port voltage of FBC must be regulated. The DC port voltage of the FBC is detected and compared with the set voltage  $I$ , and then the compared result is sent to the PI controller I. A feedforward value is added to the output of PI controller I. This sum is the set value for the input voltage of the buck converter. The feedforward value is four times that of the set voltage  $I$ . The input voltage of the buck converter is detected and compared with its set value, and then the compared result is sent to PI controller II. The output of PI controller II is the power balance control signal. Because two PI controllers form a dual-loop to control the DC port voltage of the FBC and the input voltage of the buck converter, the bandwidth of two control loops must be designed to differ at least four times to avoid oscillation. Since the set value for the input voltage of the buck converter is mainly determined by the feedforward value, the PI controller I only makes fine adjustments. Therefore, the response speed of the PI controller I is designed to be slower. For controlling the input current of CC to be sinusoidal, the level voltages for the AC port of the CC should overlap slightly. Considering the fluctuation of the battery set voltage, the set voltage  $I$  is slightly higher than one-fifth of the DC port voltage of the conventional PFC circuit to ensure level voltage overlap for the AC port of the CC.


In order to realize the function of DAF, the charging current of the battery set is calculated. As seen in Figure 2, the charging current of the battery set is the sum of the inductor current  $i_{Ld1}$  of the buck converter and the current  $i_{Sd1}$  of selection switch  $S_{d1}$ . The inductor current  $i_{Ld1}$  is measured directly using a current detector. The current  $i_{Sd1}$  is calculated by multiplying the absolute value of the input current for the CC by the control signal  $S_{d1}$ . The inductor current  $i_{Ld1}$  is added to the current  $i_{Sd1}$  to calculate the charging current of the battery set. The calculated charging current of the battery set is sent to a filter set to extract the low-frequency components. The filter set includes band-pass filters for 120 Hz, 240 Hz, and 360 Hz and a high-pass filter. The gains of the band-pass filters and the high-pass filter are assigned, respectively, to determine the attenuation rate for each ripple component of the charging current. Since the magnitude of the low-frequency components of the charging current is inversely proportional to their frequency, the gains for the 120 Hz, 240 Hz, and 360 Hz band-pass filter and the high-pass filter also decrease sequentially. The output of the filter set is the DAF control signal. The current reference signal is obtained by adding the power balance control signal and the DAF control signal. The current reference signal is compared with the detected inductor current  $i_{Ld1}$ , and the compared result is sent to an amplifier. The output of the amplifier is sent to a PWM module to generate the control signal of  $S_{d2}$ .

Figure 9 shows the control block of the CC. The control target of the CC is the input current. The detected utility voltage is sent to a sine-wave generator to generate a sine-wave signal with a unit amplitude that is in phase with the utility voltage. The sine-wave signal is multiplied by an amplitude signal to give the current reference signal. The amplitude signal is controlled by a constant current/constant voltage (CC/CV) charging strategy for the battery set. The battery set is charged in the CC mode, and then it is charged in the CV mode while the battery voltage reaches the floating charging voltage. The input current of the CC is detected and compared with its reference signal, and the compared result is sent to the current controller. The output of the current controller is added to a feedforward signal to give a modulation signal. The feedforward signal ( $v_{ff}$ ) is written as:

$$v_{ff} = \left( \frac{v_{ac} - v_b}{V_{Cf}} \right) V_{tri} \quad (15)$$

where  $V_{tri}$  is the amplitude of the carrier signal for the PWM module. The modulation signal is sent to the PWM module. The PWM module uses unipolar PWM technology to generate the control signals of  $S_{f1}$ – $S_{f4}$  for the FBC. The absolute value of the utility voltage


is compared with the DC port voltage of the FBC, and the compared result is used to generate the control signals for  $S_{b1}$  and  $S_{b2}$  for the BLR.



**Figure 9.** Control block of the CC.

## 7. Experimental Results

To verify the performance of the proposed CADPCI, an 800 W prototype was developed. Figure 10 shows the photo of the prototype. The circuit parameters of the prototype are shown in Table 1. The CADPCI is connected to a single-phase utility of 110 V and 60 Hz, and six batteries are connected in series to form the battery set. Considering the level voltage overlap for the AC port of the CC, the set voltage I for the DC port voltage of the FBC is 43 V.





**Figure 10.** Photo of the prototype: (a) power supply; (b) digital signal processor board; (c) phase-lock loop board; (d) current-detection board; (e) voltage-detection board; (f) driver board; (g) power circuit board.

**Table 1.** Circuit parameters of prototype.

CC			
Inductor $L$	0.5 mH	Switching frequency	20 kHz
Capacitor $C_f$	2200 $\mu$ F		
DIBP			
Inductor $L_{d1}$	0.3 mH	Switching frequency	20 kHz
Capacitor $C_{d1}$	2200 $\mu$ F	Capacitor $C_{d2}, C_{d3}$	14.1 $\mu$ F
Inductor $L_{d2}$	0.3 mH	Resistor $R_d$	8 $\Omega$

Figure 11 shows the experimental results for the AC side of the CC in the steady state. Figure 11a,b show that the AC port voltage of the CC is an 11-level voltage and is synchronized with the utility voltage. Figure 11b,c show that the input current of the CC is a sine-wave current that is in phase with the utility voltage, so the power factor is close to unity. Figure 12 shows the voltage waveform and frequency spectrum for the AC port voltage of the CC. The dominant harmonics for the AC port voltage of the CC appear at around 40 kHz, which is twice the switching frequency of the FBC. The AC port voltage of the CC is an 11-level voltage, so the amplitude of the dominant harmonics is very small. Therefore, the filter inductor in the prototype is very small. Figure 13 shows the total harmonic distortion (THD) of the input current of the CC. The THD of the input current of the CC is only 3.7%. Figure 14 shows the power factor of the CC. The power factor of the CC is close to unity.

**Figure 11.** Experimental results for the AC side of the CC: (a) AC port voltage of CC; (b) utility voltage; (c) input current.**Figure 12.** Voltage waveform and frequency spectrum for the AC port voltage of the CC: (a) voltage waveform; (b) frequency spectrum.




Figure 13. THD of the input current of the CC.






Figure 14. Power factor of the CC.

Figure 15 shows the experimental results for the voltages at the AC side of the CC.  $S_{b1}$  and  $S_{b2}$  are switched synchronously with the utility voltage, so the AC port voltage of the BDR, which is shown in Figure 15c, is a five-level step-wave voltage. The control for the FBC uses unipolar PWM. Figure 15b shows that the FBC generates a three-level high-frequency pulse voltage. The AC port voltage of the CC is the summation of the AC port voltages of the BLR and the FBC, so an 11-level AC voltage is generated, as shown in Figure 15a.

Figure 16 shows the experimental results for the DC side of the CC. The DC port voltage of the FBC is stabilized at about 43 V, and the input voltage of the buck converter is regulated at about 150 V. Therefore, it verifies that the DC port of the FBC only needs a capacitor to act as an energy buffer to stabilize the voltage, which can eliminate the need for an isolated DC-DC power converter.




**Figure 15.** Experimental results for the voltage at the AC side of the CC: (a) AC port voltage of CC; (b) AC port voltage of FBC; (c) AC port voltage of BLR.




**Figure 16.** Experimental results for the DC side of the CC: (a) DC port voltage of FBC; (b) input voltage of the buck converter.


Figures 17 and 18 show the experimental results for the DIBC with and without the function of DAF. As can be seen in Figures 17c and 18c, it verifies that the DIBC, with the function of DAF, can effectively suppress the low-frequency ripple of the charging current for the battery set. Figure 19 shows the power efficiency of the CADPCI under the different output voltages. The higher the input voltage is, the higher the power efficiency will be. The maximum power efficiency of CADPCI is 96.68%.



**Figure 17.** Experimental results for the proposed DIBC with the function of DAF: (a) voltage of the battery set; (b) inductor  $L_{d1}$  current; (c) charging current of the battery set.



**Figure 18.** Experimental results for the proposed DIBC without the function of DAF: (a) voltage of the battery set; (b) inductor  $L_{d1}$  current; (c) charging current of the battery set.



**Figure 19.** Power efficiency of the CADPCI under different battery voltages.

According to the experimental results, the merits of the prototype are summarized in Table 2.

**Table 2.** Merits of the proposed CADPCI of prototype.

AC Port Voltage	11-Level
dominant harmonics for the AC port voltage	double the switching frequency
power factor	close to unity
THD	less than 5%
low-frequency ripple of charging current	small
Maximum power efficiency	96.68%

## 8. Conclusions

An AC-DC power conversion interface with a stable and controllable DC voltage/current and unity power factor correction is expected to improve the power quality of electronic equipment and the performance of a battery set. A CADPCI is proposed to convert AC power from the utility into stable DC power to charge a battery set.

The experimental results show that the CC generates an 11-level voltage at the AC port and performs unity power factor correction. The dominant harmonics of the AC port

voltage for the CC occur at around 40 kHz, and the amplitude is very small due to eleven voltage levels. The DC port of the FBC only needs a capacitor to stabilize the voltage, so there is no need for an isolated DC-DC power converter. The DIBC can effectively suppress the low-frequency ripple of the charging current for the battery set.

The proposed CADPCI has the advantages of higher power efficiency, the lower capacity of the passive filter, and the EMI. Hence, the proposed CADPCI is suitable for charging the battery of electric vehicles, robots, and home-based battery energy storage systems.

**Author Contributions:** Conceptualization, J.-C.W. and H.-L.J.; Validation, J.-P.L.; Writing—original draft, J.-C.W.; Writing—review and editing, H.-L.J. and F.-Z.C. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was funded by the Ministry of Science and Technology of Taiwan and ABLEREX Electronics Co., Ltd. (Taipei, Taiwan), grant number MOST 110-2622-E-992-018.

**Data Availability Statement:** The data used to support the findings of the study are available within the article.

**Acknowledgments:** The authors are grateful to the Ministry of Science and Technology of Taiwan and ABLEREX Electronics Co., Ltd. (Taipei, Taiwan) for financial support for this paper.

**Conflicts of Interest:** The authors declare no conflict of interest.

## References

1. Al-Mawsawi, S.A. Efficiency Improvement of Computer Power Supplies Utilizing Active Power Factor Corrector. *Electr. Power Compon. Syst.* **2008**, *36*, 1310–1317. [\[CrossRef\]](#)
2. Tung, C.P.; Fan, J.W.T.; Chow, J.P.W.; Relekar, A.; Chan, W.T.; Ho, K.W.; Wang, K.W.; Chung, H.S.H. 1-kW Boost-type PFC Using a Low-Voltage Series Pass Module for Input Current Shaping. *IEEE Trans. Power Electron.* **2020**, *35*, 7596–7611. [\[CrossRef\]](#)
3. Kayisli, K.; Tuncer, S.; Poyraz, M. A Novel Power Factor Correction System Based on Sliding Mode Fuzzy Control. *Electr. Power Compon. Syst.* **2017**, *45*, 430–441. [\[CrossRef\]](#)
4. Das, P.; Pahlevaninezhad, M.; Drobnik, J.; Moschopoulos, G.; Jain, P.K. A Nonlinear Controller Based on a Discrete Energy Function for an AC/DC Boost PFC Converter. *IEEE Trans. Power Electron.* **2013**, *28*, 5458–5476. [\[CrossRef\]](#)
5. Singh, B.; Shrivastava, A. Buck Converter-Based Power Supply Design for Low Power Light Emitting Diode Lamp Lighting. *IET Power Electron.* **2014**, *7*, 946–956. [\[CrossRef\]](#)
6. Lee, S.W.; Lee, D.J.; Lee, S.H.; Do, H.L. Buck-Boost AC-DC LED Driver for Lamp with Visible Light Communication Module. *Electr. Power Compon. Syst.* **2019**, *47*, 372–381. [\[CrossRef\]](#)
7. Chen, Y.; Zhou, J.; Dai, W.P.; Hu, E. Application of Improved Bridgeless Power Factor Correction Based on One-cycle Control in Electric Vehicle Charging System. *Electr. Power Compon. Syst.* **2014**, *42*, 112–123. [\[CrossRef\]](#)
8. Valipour, H.; Mahdavi, M.; Ordonez, M. Resonant Bridgeless AC/DC Rectifier with High Switching Frequency and Inherent PFC Capability. *IEEE Trans. Power Electron.* **2020**, *35*, 232–246. [\[CrossRef\]](#)
9. Singh, B.; Singh, S.; Chandra, A.; Al-Haddad, K. Comprehensive Study of Single-Phase AC-DC Power Factor Corrected Converters with High-Frequency Isolation. *IEEE Trans. Ind. Inform.* **2011**, *7*, 540–556. [\[CrossRef\]](#)
10. Moon, S.; Koo, G.B.; Moon, G.W. A New Control Method of Interleaved Single-Stage Flyback AC–DC Converter for Outdoor LED Lighting Systems. *IEEE Trans. Power Electron.* **2013**, *28*, 4051–4062. [\[CrossRef\]](#)
11. Duarte, J.; Lima, L.; Oliveira, L.; Michels, L.; Rech, C.; Mezaroba, M. Single-Stage High Power Factor Step-Up/Step-Down Isolated AC/DC Converter. *IET Power Electron.* **2012**, *5*, 1351–1358. [\[CrossRef\]](#)
12. Cetin, S. Power-Factor-Corrected and Fully Soft-Switched PWM Boost Converter. *IEEE Trans. Ind. Appl.* **2018**, *54*, 3508–3517. [\[CrossRef\]](#)
13. Hanson, A.J.; Perreault, D.J. A High-Frequency Power Factor Correction Stage with Low Output Voltage. *IEEE J. Emerg. Sel. Top. Power Electron.* **2020**, *8*, 2143–2155. [\[CrossRef\]](#)
14. Hosseinabadi, F.; Adib, E. A Soft-Switching Step-Down PFC Converter with Output Voltage Doubler and High Power Factor. *IEEE Trans. Power Electron.* **2019**, *34*, 416–424. [\[CrossRef\]](#)
15. Umbria, F.; Gordillo, F.; Salas, F. Modeling and Full Decoupling Control of a Grid-Connected Five-Level Diode-Clamped Converter. *Electr. Power Compon. Syst.* **2017**, *45*, 1585–1598. [\[CrossRef\]](#)
16. Cui, D.; Ge, Q. A Novel Hybrid Voltage Balance Method for Five-Level Diode-Clamped Converters. *IEEE Trans. Ind. Electron.* **2018**, *65*, 6020–6031. [\[CrossRef\]](#)
17. Manai, L.; Armi, F.; Besbes, M. Flying Capacitor Multilevel Inverter Control Considering Lower Order Harmonics Elimination Based on Newton-Raphson Algorithm. *Electr. Power Compon. Syst.* **2017**, *45*, 1918–1928. [\[CrossRef\]](#)
18. Ramos, R.; Serrano, D.; Alou, P.; Oliver, J.A.; Cobos, J.A. Control Design of a Single-Phase Inverter Operating with Multiple Modulation Strategies and Variable Switching Frequency. *IEEE Trans. Power Electron.* **2021**, *36*, 2407–2419. [\[CrossRef\]](#)

19. Wanjekeche, T. Modeling, Control and Experimental Investigation of a Cascaded Hybrid Modular Inverter for Grid Interface Application. *IEEE Access* **2018**, *6*, 21296–21313. [[CrossRef](#)]
20. Odeh, C.I.; Agu, V.N. Cascaded Symmetrical Series Half-Bridge Cells Multi-Level Inverter. *Electr. Power Compon. Syst.* **2016**, *44*, 1418–1427. [[CrossRef](#)]
21. Chittathuru, D.; Padmanaban, S.; Prasad, R. Design and Implementation of Asymmetric Cascaded Multilevel Inverter with Optimal Components. *Electr. Power Compon. Syst.* **2021**, *49*, 361–374. [[CrossRef](#)]
22. Wu, J.C.; Jou, H.L.; Huang, P.H. Seven-Level Power Conversion System for Solar Power Generation System. *IET Renew. Power Gener.* **2020**, *14*, 1387–1394. [[CrossRef](#)]
23. Wanjari, K.D.; Salodkar, P.A.; Waghmare, M.A. Analysis of Multicarrier Switching Techniques for Nine Level Inverter. In Proceedings of the 2018 Second International Conference on Computing Methodologies and Communication (ICCMC), Erode, India, 15–16 February 2018; pp. 577–581. [[CrossRef](#)]
24. Wu, J.C.; Jou, H.L.; Jhang Jian, J.Y. Single-Phase Multi-Level AC–DC Power Conversion Interface. *IET Power Electron.* **2016**, *9*, 449–456. [[CrossRef](#)]
25. Teixeira, C.A.; Holmes, D.G.; McGrath, B.P. Single-Phase Semi-Bridge Five-Level Flying-Capacitor Rectifier. *IEEE Trans. Ind. Appl.* **2013**, *49*, 2158–2166. [[CrossRef](#)]
26. Norões Maia, A.C.; Jacobina, C.B. Single-Phase Ac–Dc–Ac Multilevel Five-Leg Converter. *IET Power Electron.* **2014**, *7*, 2733–2742. [[CrossRef](#)]
27. Wang, C.; Zhuang, Y.; Jiao, J.; Zhang, H.; Wang, C.; Cheng, H. Topologies and Control Strategies of Cascaded Bridgeless Multilevel Rectifiers. *IEEE J. Emerg. Sel. Top. Power Electron.* **2017**, *5*, 432–444. [[CrossRef](#)]
28. Elrajoubi, A.M.; Ang, S.S.; George, K. Design and Analysis of a New GaN-Based AC/DC Converter for Battery Charging Application. *IEEE Trans. Ind. Appl.* **2019**, *55*, 4044–4052. [[CrossRef](#)]
29. Cho, S.Y.; Lee, I.O.; Baek, J.I.; Moon, G.W. Battery Impedance Analysis Considering DC Component in Sinusoidal Ripple-Current Charging. *IEEE Trans. Ind. Electron.* **2016**, *63*, 1561–1573. [[CrossRef](#)]

**Disclaimer/Publisher’s Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.