

## Article

# Influence of Substrate and Gate Insulator on the Thermal Characteristics of $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Field-Effect Transistors: A Simulation Study

Chaochao Liu , Hao He, Xinlong Zhou and Wenjun Liu \*

State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai 200433, China; 19212020007@fudan.edu.cn (C.L.); 20212020011@fudan.edu.cn (H.H.); 21212020017@m.fudan.edu.cn (X.Z.)

\* Correspondence: wjliu@fudan.edu.cn

**Abstract:**  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> suffers from extremely poor thermal conductivity, resulting in a severe self-heating effect. Integrating  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> with high-thermal-conductivity foreign substrates is one of the promising solutions to improve the thermal performance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices. However, the gate insulator also plays an important role in the device's thermal characteristics. In this work, we analyze the influence of the thermal conductivity of the substrate and gate insulator and the associated thermal boundary conductance (TBC) on the channel peak temperature ( $T_{MAX}$ ) investigated by the coupled 3-D thermal simulation. It reveals that AlN and SiC substrate could be sufficient compared to the expensive diamond substrate for substrate integration thermal management scheme. And the reduced  $T_{MAX}$  becomes more prominent with the high thermal conductivity gate insulator (e.g., *h*-BN) than with the conventional Al<sub>2</sub>O<sub>3</sub> gate insulator. Furthermore, the  $T_{MAX}$  of the device maintains a very high temperature as the TBC is very low (10 MWm<sup>-2</sup>K<sup>-1</sup>), indicating the importance of optimizing TBC. Our results provide useful insights into the thermal management of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices.

**Keywords:**  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>; thermal management; device simulation



**Citation:** Liu, C.; He, H.; Zhou, X.; Liu, W. Influence of Substrate and Gate Insulator on the Thermal Characteristics of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Field-Effect Transistors: A Simulation Study. *Electronics* **2022**, *11*, 2323. <https://doi.org/10.3390/electronics11152323>

Academic Editor: Toshishige Yamada

Received: 27 June 2022

Accepted: 22 July 2022

Published: 26 July 2022

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction

Beta-gallium oxide ( $\beta$ -Ga<sub>2</sub>O<sub>3</sub>) is a promising candidate for power and RF devices in the future due to its attractive properties, such as an ultra-wide bandgap of 4.8 eV and a high theoretical electrical breakdown field of 8 MV/cm [1]. The electrical breakdown field of 3.8 MV/cm has been achieved [2], which surpasses the theoretical maximum of GaN and SiC. In addition,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> has big advantages in terms of low cost and mass production using melt growth techniques.


Recently,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-based field-effect transistors (FETs) have been extensively studied. Mun et al. fabricated lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> metal-oxide-semiconductor field-effect transistors (MOSFETs) with the source-connected field plate. They realized a high breakdown voltage of over 2 kV for the first time [3]. Tadjer et al. prepared  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs with a high-*k* HfO<sub>2</sub> gate insulator, and a positive threshold voltage for a Ga<sub>2</sub>O<sub>3</sub>-based transistor was displayed [4]. Further, Xia et al. developed a  $\delta$ -doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET with the cutoff frequency of 27 GHz, where a maximum transconductance of 44 mS/mm and a maximum current density of 0.26 A/mm was also obtained [5]. However, the thermal conductivity of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (10–30 Wm<sup>-1</sup>K<sup>-1</sup>) is significantly lower than that of GaN (230 Wm<sup>-1</sup>K<sup>-1</sup>) and 4H-SiC (490 Wm<sup>-1</sup>K<sup>-1</sup>). The heat generated in the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> channel cannot be removed effectively. Thus, the channel temperature rises, and the carrier mobility decreases, eventually leading to the degradation of device performance or even device failure. To mitigate the self-heating effect, various foreign substrates with high thermal conductivity have been examined using experimental and simulation approaches. The  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-based devices on AlN [6], SiC [7], and diamond [8] substrates all exhibit better thermal characteristics. Meanwhile, Chatterjee et al. used electro-thermal simulation to propose that

the flip-chip heterointegration can effectively improve both the steady-state and transient thermal properties of  $\text{Ga}_2\text{O}_3$  devices [9]. Yuan et al. also showed that double-side cooling combined with a heat spreader employed in the active region of the device could reduce the device's thermal resistance [10]. However, most studies have focused on substrates and heat spreaders rather than gate insulators.

In this work, a 2-D electro-thermal model of  $\beta\text{-Ga}_2\text{O}_3$  MOSFETs was constructed using commercial Silvaco TCAD software. The simulation models were verified using the experimental data. Then a 3-D thermal model with the Joule heat power map extracted from the 2-D simulation was created in the commercial COMSOL software to simulate the exact temperature distribution. Based on the above models, the effect of the thermal conductivity of the substrate and gate insulator and the associated thermal boundary conductance (TBC) on the channel peak temperature ( $T_{\text{MAX}}$ ) were investigated.

## 2. Simulation Setup

A typical  $\beta\text{-Ga}_2\text{O}_3$  MOSFET structure, as schematically shown in Figure 1, was used for 2-D simulation in this work. In this device, the thickness of the  $\beta\text{-Ga}_2\text{O}_3$  channel and its doping concentration was chosen to be 100 nm and  $2.0 \times 10^{18} \text{ cm}^{-3}$ , respectively. The thickness of  $\text{Al}_2\text{O}_3$  was set to 20 nm. The gate length, the source and drain contacts length, the source to gate distance, and the drain to gate distance were 0.8  $\mu\text{m}$ , 1  $\mu\text{m}$ , 0.7  $\mu\text{m}$ , and 1  $\mu\text{m}$ , respectively.



**Figure 1.** Cross-sectional schematic diagram of the simulated  $\beta\text{-Ga}_2\text{O}_3$  MOSFET.


The 2-D simulation was performed by the Silvaco TCAD with the drift-diffusion transport model. The default low field mobility model in Blaze and the high field negative differential mobility model [11] were considered for  $\beta\text{-Ga}_2\text{O}_3$ . The substrate was used as a heat sink. The temperature-dependent thermal conductivity of  $\text{Al}_2\text{O}_3$  was referred from the literature [12], and the thermal conductivity of AlN and Si was calculated by ATLAS using the Boltzmann transport equation. For  $\beta\text{-Ga}_2\text{O}_3$ , the key parameters in the simulation are summarized in Table 1. In the simulation, the bottom of the substrate was set to ambient temperature, while the rest of the boundaries were adiabatic boundaries.

**Table 1.**  $\beta\text{-Ga}_2\text{O}_3$  simulation parameters.

| Parameter                                    | Value                 |
|----------------------------------------------|-----------------------|
| Bandgap (eV)                                 | 4.8                   |
| Relative dielectric constant                 | 10                    |
| Electron effective mass                      | $0.28 m_0$            |
| Electron affinity (eV)                       | 4.0                   |
| Conduction band density ( $\text{cm}^{-3}$ ) | $3.6 \times 10^{18}$  |
| Valence band density ( $\text{cm}^{-3}$ )    | $2.86 \times 10^{20}$ |
| Saturated electron velocity (cm/s)           | $1.0 \times 10^7$     |
| Thermal conductivity                         | Anisotropy [13]       |

Then, a coupled 3-D finite element thermal simulation was adopted to predict the device temperature profile more accurately. Figure 2 presents the 3-D thermal model of the simulated  $\beta\text{-Ga}_2\text{O}_3$  MOSFET. The Joule heat power map was extracted from the 2-D simulation and imported into the 3-D model as a heat source. The substrate thickness and

channel width were 500  $\mu\text{m}$  and 1  $\mu\text{m}$ , respectively. The gate electrode, source, and drain electrodes were Ni/Au (20/100 nm) and Ti/Al/Ni/Au (20/100/60/80 nm), respectively. The size of the electrode pad was  $10 \times 10 \mu\text{m}^2$ . The rest of the parameters were consistent with the 2-D simulation. Similar to the 2-D simulation, the bottom of the substrate was also set to ambient temperature. At the same time, the rest of the boundaries were set to natural convection with the convection coefficient of  $5 \text{ W m}^{-2} \text{ K}^{-1}$ .




**Figure 2.** 3-D thermal model of the simulated  $\beta\text{-Ga}_2\text{O}_3$  MOSFET. (not drawn to scale).

For lateral transistor devices, the heat generated in the channel is mainly dissipated through the device surface and the substrate. Figure 3 offers a simple model of heat transport in our simulated device, where the red rectangle is the regions of heat generation and the red arrows represent the heat transport paths. In the vertical direction, the heat transport can be described by a 1-D model, which considers Joule heat generation, dissipation, and diffusion, as given by [14].

$$d^2\Delta T(x)/dx^2 - a(x)^2\Delta T(x) = -bJ^2 \quad (1)$$

$$\Delta T(x) = T(x) - T_0$$

where  $T_0$  is ambient temperature,  $J$  is the current density, and  $b = 1/\kappa\sigma$ , where  $\kappa$  is the thermal conductivity and  $\sigma$  is the electrical conductivity.  $a(x)$  is a dissipation factor, which includes the effect of gate insulator and substrate.



**Figure 3.** Heat transport model of the simulated  $\beta\text{-Ga}_2\text{O}_3$  MOSFET.

Therefore, we investigated the effect of the relevant device parameters on  $T_{\text{MAX}}$ , including substrate thermal conductivity ( $K_{\text{Sub}}$ ), gate insulator thermal conductivity, the thermal boundary conductance between the  $\beta\text{-Ga}_2\text{O}_3$  channel and the substrate (TBC-Sub), and the thermal boundary conductance between the  $\beta\text{-Ga}_2\text{O}_3$  channel and the gate insulator (TBC-Gate). The feasible range of the above parameters is summarized in Table 2.

**Table 2.** Feasible range of parameters in the 3-D thermal simulation.

| Parameter                                          | Range                                    |
|----------------------------------------------------|------------------------------------------|
| $K_{\text{Sub}}$ ( $\text{Wm}^{-1}\text{K}^{-1}$ ) | 10–3000                                  |
| Gate Insulator Thermal Conductivity                | $\text{Al}_2\text{O}_3$ or $h\text{-BN}$ |
| TBC-Sub ( $\text{MWm}^{-2}\text{K}^{-1}$ )         | 10–300                                   |
| TBC-Gate ( $(\text{MWm}^{-2}\text{K}^{-1})$ )      | 10–300                                   |

### 3. Results and Discussion

First, we adjusted the electron mobility and interface charges in the simulation for calibration against the experimental data [6]. The substrate is set to AlN/Si (230 nm/10  $\mu\text{m}$ ). Figure 4 presents a comparison between experimental and simulated output performance. A good agreement is substantially obtained for the drain current density.


**Figure 4.** The experimental and simulated output performance of the  $\beta\text{-Ga}_2\text{O}_3$  MOSFET.

Figure 5 shows the simulated Joule heat power map in the device at the gate-to-source bias of 0 V and drain-to-source bias of 25 V. It is seen that most of the heat is generated at the edge of the gate on the drain side. For simplicity, only the Joule heat power distribution in the white dashed box in the figure is considered with the cross-sectional area of  $1.0 \times 0.1 \mu\text{m}^2$ . The location and size of the heat source are assumed to be independent of dissipated power density.



**Figure 5.** Joule heat power profile in the device at the gate-to-source bias of 0 V and drain-to-source bias of 25 V.

Figure 6 plots  $T_{MAX}$  as a function of  $K_{Sub}$  at a power density of 10 W/mm when both the TBC-Sub and TBC-Gate are kept at 10 MWm<sup>-2</sup>K<sup>-1</sup>. The Al<sub>2</sub>O<sub>3</sub> and *h*-BN are selected as typical representatives of the gate insulator. The thermal conductivity of *h*-BN is greater than that of Al<sub>2</sub>O<sub>3</sub> [15], which is about 100 Wm<sup>-1</sup>K<sup>-1</sup>. The thermal conductivity of common substrate materials is also marked in the figure. The figure shows that  $T_{MAX}$  decreases with the increase of  $K_{Sub}$  for both Al<sub>2</sub>O<sub>3</sub> and *h*-BN, but the decrease is negligible when  $K_{Sub}$  exceeds 300 Wm<sup>-1</sup>K<sup>-1</sup>. When  $K_{Sub}$  increases from 300 Wm<sup>-1</sup>K<sup>-1</sup> to 2000 Wm<sup>-1</sup>K<sup>-1</sup>,  $T_{MAX}$  decreases by only about 3 K. The above results show that for substrate integration thermal management scheme, AlN and SiC substrate could be sufficient compared to the expensive diamond substrate.



**Figure 6.** The dependence of  $T_{MAX}$  on  $K_{Sub}$  as both the TBC-Sub and TBC-Gate are kept at 10 MWm<sup>-2</sup>K<sup>-1</sup>.

It is observed from Figure 6 that the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> device based on the diamond substrate (2000 Wm<sup>-1</sup>K<sup>-1</sup>) still suffers from an unacceptable  $T_{MAX}$  of over 1100 K, indicating the importance of optimizing the thermal boundary conductance. Figure 7a,b depicts the effect of TBC-Sub and TBC-Gate on  $T_{MAX}$  for different substrate thermal conductivities (10 Wm<sup>-1</sup>K<sup>-1</sup> and 2000 Wm<sup>-1</sup>K<sup>-1</sup>) for the gate insulator of Al<sub>2</sub>O<sub>3</sub> and *h*-BN, respectively.  $T_{MAX}$  reduces with increasing TBC-Sub or TBC-Gate when  $K_{Sub}$  is a constant. However, TBC-Gate has significantly less impact on  $T_{MAX}$  due to the small thermal conductivity of the Al<sub>2</sub>O<sub>3</sub> gate insulator. At  $K_{Sub}$  of 2000 Wm<sup>-1</sup>K<sup>-1</sup>,  $T_{MAX}$  reduces by 54% when TBC-Sub increases from 10 MWm<sup>-2</sup>K<sup>-1</sup> to 100 MWm<sup>-2</sup>K<sup>-1</sup>. And  $T_{MAX}$  reduces by only 28% when TBC-Gate increases from 10 MWm<sup>-2</sup>K<sup>-1</sup> to 100 MWm<sup>-2</sup>K<sup>-1</sup>. While for the *h*-BN gate insulator,  $T_{MAX}$  reduces by 51% when TBC-Sub increases from 10 MWm<sup>-2</sup>K<sup>-1</sup> to 100 MWm<sup>-2</sup>K<sup>-1</sup>. And  $T_{MAX}$  reduces by 37% when TBC-Gate increases from 10 MWm<sup>-2</sup>K<sup>-1</sup> to 100 MWm<sup>-2</sup>K<sup>-1</sup>. The *h*-BN shows better heat dissipation capability due to its higher thermal conductivity. The comparison of the effect of TBC-Gate on  $T_{MAX}$  for different gate insulators is further depicted in Figure 8.

Finally, the effect of TBC-Gate on  $T_{MAX}$  was analyzed for different TBC-Sub. Figure 9a,b show  $T_{MAX}$  versus TBC-Gate for TBC-Sub of 50 MWm<sup>-2</sup>K<sup>-1</sup>, 100 MWm<sup>-2</sup>K<sup>-1</sup>, and 300 MWm<sup>-2</sup>K<sup>-1</sup> for the gate insulator of Al<sub>2</sub>O<sub>3</sub> and *h*-BN, respectively. Obviously, with the high thermal conductivity gate insulator of *h*-BN, the  $T_{MAX}$  reduction is more prominent. Currently, the measured TBC of the Ga<sub>2</sub>O<sub>3</sub>-diamond interfaces is about 179 MWm<sup>-2</sup>K<sup>-1</sup> [16]. For the gate insulator of Al<sub>2</sub>O<sub>3</sub>, when  $K_{Sub}$  and TBC-Gate are 2000 Wm<sup>-1</sup>K<sup>-1</sup> and 100 MWm<sup>-2</sup>K<sup>-1</sup>, the  $T_{MAX}$  is 478 K. While for the *h*-BN gate insulator, the  $T_{MAX}$  is 458 K, which is below the safe operation of 200 °C [9]. It is believed that with further interface engineering and higher thermal conductivity gate insulator, substrate integration can provide good thermal management for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices.




Figure 7. The dependence of  $T_{MAX}$  on TBC-Sub and TBC-Gate for different substrate thermal conductivities as the gate insulators are (a) Al<sub>2</sub>O<sub>3</sub> and (b) h-BN.




Figure 8. The dependence of  $T_{MAX}$  on TBC-Gate for different gate insulators.




Figure 9.  $T_{MAX}$  versus TBC-Gate for TBC-Sub of 50 MWm<sup>-2</sup>K<sup>-1</sup>, 100 MWm<sup>-2</sup>K<sup>-1</sup>, and 300 MWm<sup>-2</sup>K<sup>-1</sup> as the gate insulators are (a) Al<sub>2</sub>O<sub>3</sub> and (b) h-BN.

#### 4. Conclusions

In summary, we studied substrate integration thermal management schemes for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices using the coupled 3-D thermal simulation. The results indicate that AlN and SiC substrates may be sufficient compared to the expensive diamond substrate. And compared to the conventional Al<sub>2</sub>O<sub>3</sub> gate insulator, the reduced  $T_{MAX}$  becomes more prominent using the high thermal conductivity gate insulator (e.g., h-BN). Furthermore,

the associated TBC also plays an important role in the device's thermal characteristics. The  $T_{MAX}$  of the device exceeds 1100 K under a targeted power density of 10 W/mm when the TBC is very low ( $10 \text{ MWm}^{-2}\text{K}^{-1}$ ), indicating the importance of optimizing TBC. Overall, our results provide useful insights into the thermal management of  $\beta\text{-Ga}_2\text{O}_3$  devices.

**Author Contributions:** Conceptualization, C.L. and W.L.; methodology, C.L. and W.L.; software, C.L.; validation, C.L., H.H. and X.Z.; formal analysis, C.L. and H.H.; investigation, C.L. and X.Z.; resources, C.L. and W.L.; data curation, C.L.; writing—original draft preparation, C.L.; writing—review and editing, C.L. and W.L.; visualization, C.L., H.H. and X.Z.; supervision, H.H. and X.Z.; project administration, C.L. and W.L.; funding acquisition, W.L. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was funded by Shanghai Science and Technology Innovation Program under Grant No.19520711500.

**Data Availability Statement:** Not applicable.

**Conflicts of Interest:** The authors declare no conflict of interest.

## References

1. Pearnton, S.J.; Yang, J.; Carey, P.; Ren, F.; Kim, J.; Tadjer, M.; Mastro, M.A. A review of  $\text{Ga}_2\text{O}_3$  materials, processing, and devices. *Appl. Phys. Rev.* **2018**, *5*, 011301. [\[CrossRef\]](#)
2. Green, A.J.; Chabak, K.D.; Heller, E.R.; Fitch, R.C.; Baldini, M.; Fiedler, A.; Irmischer, K.; Wagner, G.; Galazka, Z.; Tetlak, S.E.; et al. 3.8-MV/cm Breakdown Strength of MOVPE-Grown Sn-Doped  $\beta\text{-Ga}_2\text{O}_3$  MOSFETs. *IEEE Electron. Device Lett.* **2016**, *37*, 902–905. [\[CrossRef\]](#)
3. Mun, J.K.; Cho, K.; Chang, W.; Jung, H.-W.; Do, J. 2.32 kV Breakdown Voltage Lateral  $\beta\text{-Ga}_2\text{O}_3$  MOSFETs with Source-Connected Field Plate. *ECS J. Solid State Sci. Technol.* **2019**, *8*, Q3079–Q3082. [\[CrossRef\]](#)
4. Tadjer, M.J.; Mahadik, N.A.; Wheeler, V.D.; Glaser, E.R.; Ruppalt, L.; Koehler, A.D.; Hobart, K.D.; Eddy, C.R.; Kub, F.J. Communication—A (001)  $\beta\text{-Ga}_2\text{O}_3$  MOSFET with +2.9 V Threshold Voltage and  $\text{HfO}_2$  Gate Dielectric. *ECS J. Solid State Sci. Technol.* **2016**, *5*, P468–P470. [\[CrossRef\]](#)
5. Xia, Z.; Xue, H.; Joishi, C.; Mcglone, J.; Kalarickal, N.K.; Soheli, S.H.; Brenner, M.; Arehart, A.; Ringel, S.; Lodha, S.; et al.  $\beta\text{-Ga}_2\text{O}_3$  Delta-Doped Field-Effect Transistors With Current Gain Cutoff Frequency of 27 GHz. *IEEE Electron. Device Lett.* **2019**, *40*, 1052–1055. [\[CrossRef\]](#)
6. Lei, D.; Han, K.; Wu, Y.; Liu, Z.; Gong, X. High Performance  $\text{Ga}_2\text{O}_3$  Metal-Oxide-Semiconductor Field-Effect Transistors on an AlN/Si Substrate. *IEEE J. Electron. Devices Soc.* **2019**, *7*, 596–600. [\[CrossRef\]](#)
7. Wang, Y.; Xu, W.; Han, G.; You, T.; Mu, F.; Hu, H.; Liu, Y.; Zhang, X.; Huang, H.; Suga, T.; et al. Channel Properties of  $\text{Ga}_2\text{O}_3$ -on-SiC MOSFETs. *IEEE Trans. Electron. Devices* **2021**, *68*, 1185–1189. [\[CrossRef\]](#)
8. Noh, J.; Alajlouni, S.; Tadjer, M.J.; Culbertson, J.C.; Bae, H.; Si, M.; Zhou, H.; Bermel, P.A.; Shakouri, A.; Ye, P.D. High Performance  $\beta\text{-Ga}_2\text{O}_3$  Nano-Membrane Field Effect Transistors on a High Thermal Conductivity Diamond Substrate. *IEEE J. Electron. Devices Soc.* **2019**, *7*, 914–918. [\[CrossRef\]](#)
9. Chatterjee, B.; Zeng, K.; Nordquist, C.D.; Singiseti, U.; Choi, S. Device-Level Thermal Management of Gallium Oxide Field-Effect Transistors. *IEEE Trans. Compon. Packag. Manuf. Technol.* **2019**, *9*, 2352–2365. [\[CrossRef\]](#)
10. Yuan, C.; Zhang, Y.; Montgomery, R.; Kim, S.; Shi, J.; Mauze, A.; Itoh, T.; Speck, J.S.; Graham, S. Modeling and analysis for thermal management in gallium oxide field-effect transistors. *J. Appl. Phys.* **2020**, *127*, 154502. [\[CrossRef\]](#)
11. Ghosh, K.; Singiseti, U. Ab initio velocity-field curves in monoclinic  $\beta\text{-Ga}_2\text{O}_3$ . *J. Appl. Phys.* **2017**, *122*, 035702. [\[CrossRef\]](#)
12. Cappella, A.; Battaglia, J.-L.; Schick, V.; Kusiak, A.; Lamperti, A.; Wiemer, C.; Hay, B. High Temperature Thermal Conductivity of Amorphous  $\text{Al}_2\text{O}_3$  Thin Films Grown by Low Temperature ALD. *Adv. Eng. Mater.* **2013**, *15*, 1046–1050. [\[CrossRef\]](#)
13. Guo, Z.; Verma, A.; Wu, X.; Sun, F.; Hickman, A.; Masui, T.; Kuramata, A.; Higashiwaki, M.; Jena, D.; Luo, T. Anisotropic thermal conductivity in single crystal  $\beta$ -gallium oxide. *Appl. Phys. Lett.* **2015**, *106*, 111909. [\[CrossRef\]](#)
14. Yamada, T.; Yabutani, H.; Saito, T.; Yang, C.Y. Temperature dependence of carbon nanofiber resistance. *Nanotechnology* **2010**, *21*, 265707. [\[CrossRef\]](#) [\[PubMed\]](#)
15. Alam, M.T.; Bresnehan, M.S.; Robinson, J.A.; Haque, M.A. Thermal conductivity of ultra-thin chemical vapor deposited hexagonal boron nitride films. *Appl. Phys. Lett.* **2014**, *104*, 013113. [\[CrossRef\]](#)
16. Cheng, Z.; Wheeler, V.D.; Bai, T.; Shi, J.; Tadjer, M.J.; Feygelson, T.; Hobart, K.D.; Goorsky, M.S.; Graham, S. Integration of polycrystalline  $\text{Ga}_2\text{O}_3$  on diamond for thermal management. *Appl. Phys. Lett.* **2020**, *116*, 062105. [\[CrossRef\]](#)