



Article On Multi-Scalar Multiplication Algorithms for Register-Constrained Environments

Da-Zhi Sun ^{1,*}, Ji-Dong Zhong ², Hong-De Zhang ¹ and Xiang-Yu Guo ¹

- ¹ China Tianjin Key Laboratory of Advanced Networking (TANK), College of Intelligence and Computing, Tianjin University, Tianjin 300350, China; 3018216154@tju.edu.cn (H.-D.Z.); guoxiangyu@tju.edu.cn (X.-Y.G.)
- ² Department of Computer Science and Engineering, Tongji University, No. 1239 Siping Road, Hongkou District, Shanghai 201804, China; zhongjidong@tongji.edu.cn
- * Correspondence: sundazhi@tju.edu.cn; Tel.: +86-22-2740-1091

Abstract: A basic but expensive operation in the implementations of several famous public-key cryptosystems is the computation of the multi-scalar multiplication in a certain finite additive group defined by an elliptic curve. We propose an adaptive window method for the multi-scalar multiplication, which aims to balance the computation cost and the memory cost under register-constrained environments. That is, our method can maximize the computation efficiency of multi-scalar multiplication according to any small, fixed number of registers provided by electronic devices. We further demonstrate that our method is efficient when five registers are available. Our method is further studied in detail in the case where it is combined with the non-adjacent form (NAF) representation and the joint sparse form (JSF) representation. One efficiency result is that our method with the proposed improved NAF *n*-bit representation on average requires 209n/432 point additions. To the best of our knowledge, this efficiency result is optimal compared with those of similar methods using five registers. Unlike the previous window methods, which store all possible values in the window, our method stores those with comparatively high probabilities to reduce the number of required registers.

Keywords: public-key cryptosystem; multi-scalar multiplication; adaptive window method; nonadjacent form (NAF); joint sparse form (JSF); register-constrained environment

1. Introduction

The notations in Table 1 are used throughout this paper, often without further definition. Others are defined where they are first used and in Appendix A.

A basic but expensive operation in the implementations of several famous publickey schemes, for instance, Digital Signature Algorithm (DSA) [1], Elliptic Curve Digital Signature Algorithm (ECDSA) [2], and the Schnorr signature scheme [3], is the computation of the multi-scalar multiplication in a certain finite additive group defined by an elliptic curve or the multi-exponentiation in a certain finite multiplication group. Moreover, many public-key protocols, such as [4–7], also require one or more of the multi-scalar multiplication/multi-exponentiation operations.

For a better understanding of this, we adopt the symbol system of the multi-scalar multiplication herein. Without loss of generality, all techniques discussed in this paper can also be directly applied to the computation of the multi-exponentiation. The multi-scalar multiplication can be written as follows: given two integers x and y, and points $A \in E(F_q)$ and $B \in E(F_q)$, compute xA + yB. Due to the large operands, the computation of the multi-scalar multiplication requires a large number of processing steps and is thus time consuming. Since cryptographic implementations on embedded devices provided with little computation and memory power are often desired, a challenging problem is how to reduce the costs for the computation of the multi-scalar multiplication.



Citation: Sun, D.-Z.; Zhong, J.-D.; Zhang, H.-D.; Guo, X.-Y. On Multi-Scalar Multiplication Algorithms for Register-Constrained Environments. *Electronics* **2021**, *10*, 605. https://doi.org/10.3390/ electronics10050605

Academic Editors: Yunheung Paek and Yeongpil Cho

Received: 28 December 2020 Accepted: 27 February 2021 Published: 5 March 2021

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). Table 1. Description of notations.

Term	Definition		
Fa	Finite field with <i>q</i> elements		
$E(\dot{F}_q)$	Elliptic curve group <i>E</i> defined over a finite field F_a		
O	The point at infinity on $E(F_q)$		
А, В	Any two points on $E(F_q)$		
A + B	The point addition applied to $A \in E(F_q)$ and $B \in E(F_q)$		
2A	The point doubling applied to $A \in E(F_q)$, i.e., $A + A$		
xA	The scalar multiplication by an integer <i>x</i> applied to $A \in E(F_q)$, i.e., $A + A + \ldots + A$		
	x times		
$(x_{n-1}x_{n-2}\cdots x_0)_2, (y_{n-1}y_{n-2}\cdots y_0)_2$	The binary representations of the integers <i>x</i> and <i>y</i>		
$(\mathbf{x}_1, \mathbf{x}_2, \mathbf{x}_3)$ $(\mathbf{y}_1, \mathbf{y}_1, \mathbf{x}_2, \mathbf{y}_3)$	Any signed binary representations of the integers <i>x</i> and <i>y</i> , i.e.,		
$(x_{n-1}x_{n-2}\cdots x_0)_{\text{SD}}(y_{n-1}y_{n-2}\cdots y_0)_{\text{SD}}$	$x_i, y_i \in \{-1, 1, 0\}$		
$(x_{n-1}x_{n-2}\cdots x_0)_{\mathrm{NAF'}}(y_{n-1}y_{n-2}\cdots y_0)_{\mathrm{NAF}}$	The non-adjacent form (NAF) representations of the integers x and y		
	The signed sequence pair of the integers <i>x</i> and <i>y</i> , where $x_{n-1}x_{n-2} \cdots x_0$ and		
$\begin{pmatrix} x_{n-1}x_{n-2}\cdots x_0 \\ \cdots & \cdots \end{pmatrix}$	$y_{n-1}y_{n-2}\cdots y_0$ are, respectively, the certain signed binary representations of		
$\left(\begin{array}{c} y_{n-1}y_{n-2}\cdots y_0 \end{array} \right)$	the integers x and y		
n	The bit length of the integers <i>x</i> and <i>y</i> using the binary representations or the		
4	signed binary representations		
1	Any bit -1 or 1 The meritement of a contain multi-direction elements is		
w(n)	The performance factor of a certain multi-scalar multiplication algorithm, i.e.,		
712 - (11)	The performance factor of Shamir's trick using the binary representation		
$w_{ST}(n)$	The performance factor of Shamir's trick using the NAE representation		
$w_{NAF-4}(n)$	The performance factor of Shamir's trick using the joint sparse form		
$w_{JSF-4}(n)$	(JSF) representation		
$w_{BNAF-5}(n)$	The performance factor of the 5-register adaptive window method using the NAF representation		
$w_{INAF-5}(n)$	The performance factor of the 5-register adaptive window method using the		
	The performance factor of the 5-register adaptive window method using the		
$w_{JSF-5}(n)$	JSF representation		
$\Pr(EV)$	The probability that the event EV occurs		
$\Pr(EV_1 EV_2)$	The conditional probability of the event EV_1 given the event EV_2		

1.1. Previous Work

Obviously, we can separately compute the scalar multiplication values xA and yB, and then add them together. Gordon [8] surveyed the key techniques for the computation of the scalar multiplication. However, since the public-key cryptosystems do not require the intermediate values xA and yB, Shamir [9] suggested a simple but efficient trick for speeding up the multi-scalar multiplication by doing the two scalar multiplications simultaneously. Figure 1, describes Algorithm Shamir's trick. Indeed, start from $C \leftarrow O$ in Step 2. In Step 3, scan the bit pair of $\begin{pmatrix} x_i \\ y_i \end{pmatrix}$ for i = n - 1, n - 2, ..., 1 simultaneously from left to right. In Step 3.1, always do $C \leftarrow 2C$ and it means that this step requires n - 1 point doublings. Then, if the current bit pair of $\begin{pmatrix} x_i \\ y_i \end{pmatrix}$ are $\begin{pmatrix} 1 \\ 0 \end{pmatrix}$, $\begin{pmatrix} 0 \\ 1 \end{pmatrix}$, or $\begin{pmatrix} 1 \\ 1 \end{pmatrix}$, add by A, B, or A + B in Step 3.2 accordingly. For example, to compute 51A + 169B, write the binary expansion of 51 and 169 as $51 = (00110011)_2$ and $169 = (10101001)_2$ and apply the rules above so that the successive values of C are at each step O, B, 2B, A + 5B, 3A + 10B, 6A + 21B, 12A + 42B, 25A + 84B, and finally 51A + 169B.

Input : $x = (x_{n-1}x_{n-2} \cdots x_0)_2$, $y = (y_{n-1}y_{n-2} \cdots y_0)_2$, $A \in E(F_q)$, $B \in E(F_q)$. Output : C = xA + yB. Step 1 Pre - compute and store the values A, B, A + B; Step 2 $C \leftarrow O, i \leftarrow n-1$; Step 3 While $i \ge 0$ do { Step 3.1 $C \leftarrow 2C$; Step 3.2 if $\begin{pmatrix} x_i \\ y_i \end{pmatrix} \ne \begin{pmatrix} 0 \\ 0 \end{pmatrix}$ then $C \leftarrow C + x_iA + y_iB$; Step 3.3 $i \leftarrow i-1$; } Step 4 Return C;

Figure 1. Algorithm Shamir's trick.

It needs to be pointed out that more sophisticated techniques can potentially improve Step 3.2 to reduce the number of point additions. The value w(n) is equal to the number of bit pairs $\begin{pmatrix} x_i \\ y_i \end{pmatrix}$, in which at least one bit, i.e., x_i or y_i , is nonzero. It therefore implies that the performance factor is

$$w_{ST}(n) = \frac{3n}{4} \tag{1}$$

on average.

Based on the frame of Shamir's trick, the improved multi-scalar multiplication algorithms are divided into two categories. The first category codes the integers *x* and *y* so that the number of zero bit pairs, i.e., $\begin{pmatrix} x_i \\ y_i \end{pmatrix} = \begin{pmatrix} 0 \\ 0 \end{pmatrix}$, increases. Whereas the binary representation for an integer is unique, the signed binary representation by -1, 1, and 0 is not. Since the cost of computing the inverse of a point is negligible compared to the point addition over the elliptic curve group, the improved multi-scalar multiplication algorithms, detailed in [10–17], require only one extra register to store the value A - B in Step 1 of Algorithm Shamir's trick in Figure 1. The NAF representation [18,19] is optimal for one integer. The performance factor $w_{NAF-4}(n)$ can be improved to 5n/9 on average, when the algorithm uses the NAF representation instead. The JSF [11] is the optimal signed binary representation for two integers. The performance factor $w_{ISF-4}(n)$ can further hit n/2 on average, when the algorithm uses the JSF representation instead. Due to its optimality property, a disadvantage of the coding approach is that the best performance factor cannot exceed the value $w_{ISF-4}(n)$. The second category, in contrast, scans and processes the w-bit pair in Step 3.2 of Algorithm Shamir's trick in Figure 1, where w is an integer, and w > 1. To reduce the number of point additions, all possible values for *w*-bit pairs should be pre-computed and stored in Step 1 of Algorithm Shamir's trick in Figure 1. Certainly, the wide scanning approach [20-25], including the *m*-ary method and the sliding window method, always combines with the coding approach, such as the NAF representation and the JSF representation, in practice. However, the approach requires a large number of extra registers to store all possible values for *w*-bit pairs, even with a moderate *w*.

Finally, some works [26,27] are dedicated to presenting the parallel algorithms for the multi-scalar multiplication, because the chip manufacturers are increasing the number of

cores inside the processors. Other works [28,29] focus on the algorithms to speed up a group of the multi-scalar multiplications under cryptosystem configurations.

1.2. Motivation and Contribution

As low-cost computing devices, such as smartcards and RFID tags, are becoming ever more pervasive, new security threats are growing very quickly. However, these devices cannot always provide enough computation, memory, and electric power resources to implement the standard public-key schemes. We give several examples of potential crypto-oriented devices under register-constrained environments. One example is the ATmega128, which is part of the megaAVR family from Atmel [30] and has been widely used in embedded systems, automotive environments, and sensor-node applications. The ATmega128 features 128 KB of flash memory and 4 KB of internal SRAM. Additionally, it has only 32 8-bit general-purpose registers (R0 to R31) and the 16-bit result is stored in the registers R0 (lower word) and R1 (higher word). Another example is the ARM7TDMI (ARM7 Thumb Debug Multiplier ICE) [31], which was introduced by ARM in 1994 and has been used in a wide range of applications, e.g., mobile devices produced by Nokia and Motorola, Apple's iPod, video game consoles integrated by companies such as SEGA and Sony, routers, and automobile systems. For the standard ARM operating mode, 16 general-purpose registers (R0 to R15) are available to users. In the Thumb mode, only eight registers are available, i.e., R0 to R7, which in general limits the applicability for many cryptographic algorithms. Moreover, even if these devices will be more powerful as a result of Moore's Law, the manufacturer may still prefer those that are less powerful but more cost competitive. As a result, cryptographic engineers are always faced with a situation where the number of available registers is not sufficient for the ideal cryptographic implementation of multi-scalar multiplication.

Therefore, under register-constrained environments, this paper focuses on the design and analysis of the multi-scalar multiplication algorithms, which can flexibly improve the computation efficiency based on the available registers. We present an adaptive window method, which codes the integers x and y in the forms such as the NAF. Our adaptive window method can practically improve the computation efficiency of multi-scalar multiplication according to the small, fixed number of the registers provided by the registerconstrained computing devices. To illustrate this, we further give an example with five registers. To be more precise, we consider the 5-register adaptive window method using the NAF and JSF, respectively. Additionally, the computational complexity is analyzed by modeling the scan process as the Markov chain. Furthermore, the performance factor for the adaptive window method using our improved NAF representation can achieve

$$w_{INAF-5}(n) = \frac{209n}{432} , \qquad (2)$$

on average, which is slightly smaller than using the JSF representation. To the best of our knowledge, when only five registers are allowed, our method with the improved NAF representation is the most efficient one for the computation of the multi-scalar multiplication.

2. Adaptive Window Method

Assume that the register-constrained computing devices can provide t registers for the computation of multi-scalar multiplication. Figure 2 describes the Algorithm adaptive window method. The integers x and y are coded by a certain signed binary representation, i.e.,

$$x = \sum_{i=0}^{n-1} x_i 2^i = (x_{n-1} x_{n-2} \cdots x_0)_{SD}$$
(3)

and

$$y = \sum_{i=0}^{n-1} y_i 2^i = (y_{n-1}y_{n-2}\cdots y_0)_{SD},$$
(4)

where $x_i, y_i \in \{-1, 1, 0\}$. Let *w* denote the window size. In Step 3 of Algorithm Adaptive window method in Figure 2, scan *x* and *y* in the ordinary signed binary representations from left to right for the largest bit(s) pair within the window such that the pair has a value already precomputed in Step 1 and its first 1-bit sub-pair is nonzero.

Input: $x = (x_{n-1}x_{n-2}\cdots x_0)_{SD}, y = (y_{n-1}y_{n-2}\cdots y_0)_{SD}, A \in E(F_q), B \in E(F_q), t > 4.$ Output : C = xA + yB. For $i = 1, 2, \dots, t$, pre - compute and store the values $P_i \in \{rA + sB\}$ for the selected Step 1 integers r and s such that $1 - 2^{w} \le r, s \le 2^{w} - 1$, where w is the window size; Step 2 $C \leftarrow O, i \leftarrow n-1;$ While $i \ge 0$ do { Step 3 if $\begin{pmatrix} x_i \\ y_i \end{pmatrix} == \begin{pmatrix} 0 \\ 0 \end{pmatrix}$ then $\{C \leftarrow 2C, i \leftarrow i-1; \}$ Step 3.1 Step 3.2 else {find the largest integer d such that $(x_i x_{i-1} \cdots x_{i-d+1})_{SD} A + (y_i y_{i-1} \cdots y_{i-d+1})_{SD} B = P_i$, Step 3.2.1 where $j \in \{1, 2, \dots, t\};$ $C \leftarrow 2^d C + P_i, i \leftarrow i - d;$ Step 3.2.2 } } Step 4 Return C;

Figure 2. Algorithm Adaptive window method.

To compute the multi-scalar multiplication, previous window methods require to store all possible values for *w*-bit pairs. However, our adaptive window method merely pre-computes and stores part of the values for these pairs (See Step 1 of Algorithm Adaptive window method in Figure 2), when the available registers (whose number is denoted by *t*) are not enough. Thus, our method may spend more than one point addition for *w*-bit pairs using Steps 3.1 and 3.2 of Algorithm Adaptive window method in Figure 2. Obviously, to reduce the number of point additions as much as possible, Step 1 of Algorithm Adaptive window method in Figure 2 should select the pairs with comparatively high probabilities

in the signed sequence pair $\begin{pmatrix} x_{n-1}x_{n-2}\cdots x_0 \\ y_{n-1}y_{n-2}\cdots y_0 \end{pmatrix}$ and store their corresponding values. As a result, the achievement of our adaptive window method is that the computation efficiency of the multi-scalar multiplication can be flexibly improved according to the registers provided by the register-constrained computing devices. Comparatively, previous window methods require the fixed number of registers based on the window size *w*.

Compared with Shamir's trick using the NAF representation or the JSF representation, Algorithm Adaptive window method in Figure 2 at least requires five registers to improve the computation efficiency of the multi-scalar multiplication. Therefore, in the next section, we provide an example of the adaptive window method. That is, a detailed design and analysis for t = 5 is presented with the NAF representation and the JSF representation, respectively.

3. A Case Study: Adaptive Window Method for Five Registers

3.1. Using NAF Representation

Algorithm The 5-register algorithm using the non-adjacent form (NAF) representation in Figure 3 illustrates the basic version of the adaptive window method combined with the NAF representation, when five registers are available. In this case, we find that the pairs $\begin{pmatrix} \hat{1} \\ 0 \end{pmatrix}$, $\begin{pmatrix} 0 \\ \hat{1} \end{pmatrix}$, $\begin{pmatrix} \hat{1} \\ \hat{1} \end{pmatrix}$, $\begin{pmatrix} 1 & 0 \\ 0 & 1 \end{pmatrix}$, and $\begin{pmatrix} -1 & 0 \\ 0 & -1 \end{pmatrix}$ have comparatively high probabilities in the NAF sequence pair $\begin{pmatrix} x_{n-1}x_{n-2}\cdots x_0 \\ y_{n-1}y_{n-2}\cdots y_0 \end{pmatrix}$ on average. Hence, Step 1 of Algorithm The 5-register algorithm using the non-adjacent form (NAF) representation in Figure 3 correspondingly requires the values A, B, A + B, A - B, and 2A + B. Additionally, Step 3 scans and collects the pairs $\begin{pmatrix} \hat{1} \\ 0 \end{pmatrix}$, $\begin{pmatrix} 0 \\ \hat{1} \end{pmatrix}$, $\begin{pmatrix} 1 \\ \hat{1} \end{pmatrix}$, $\begin{pmatrix} 1 & 0 \\ 0 & 1 \end{pmatrix}$, and $\begin{pmatrix} -1 & 0 \\ 0 & -1 \end{pmatrix}$ in the NAF sequence pair $\begin{pmatrix} x_{n-1}x_{n-2}\cdots x_0 \\ y_{n-1}y_{n-2}\cdots y_0 \end{pmatrix}$ and then computes their corresponding values. For example, to compute 51A + 169B, write the NAF expansion of 51 and 169 as $51 = (010 - 1010 - 1)_{NAF}$ and $169 = (10101001)_{NAF}$ and apply the defined rules in Steps 1, 3.1, 3.2, 3.3, 3.4, 3.5, and 4 so that the successive values of C are at each step O, B, 2A + 5B, 3A + 10B, 6A + 21B, 13A + 42B, 26A + 84B, and finally <math>51A + 169B.

Input: $x = (x_{n-1}x_{n-2}\cdots x_0)_{NAF}$, $y = (y_{n-1}y_{n-2}\cdots y_0)_{NAF}$, $A \in E(F_q)$, $B \in E(F_q)$, t = 5.

Output : C = xA + yB.

Step 1 Pre-compute and store the values A, B, A+B, A-B, 2A+B;

Step 2 $C \leftarrow 0, i \leftarrow n-1;$ Step 3 While i > 0 do{ Step 3.1 if $\begin{pmatrix} x_i \\ y_i \end{pmatrix} == \begin{pmatrix} 0 \\ 0 \end{pmatrix}$ then $\{C \leftarrow 2C, i \leftarrow i-1;\}$ Step 3.2 else if $\begin{pmatrix} x_i & x_{i-1} \\ y_i & y_{i-1} \end{pmatrix} == \begin{pmatrix} 10 \\ 01 \end{pmatrix}$ or $\begin{pmatrix} x_i & x_{i-1} \\ y_i & y_{i-1} \end{pmatrix} == \begin{pmatrix} -1 & 0 \\ 0 & -1 \end{pmatrix}$ then $\{C \leftarrow 4C + (2x_iA + y_{i-1}B), i \leftarrow i-2;\}$ Step 3.3 else if $\begin{pmatrix} x_i \\ y_i \end{pmatrix} == \begin{pmatrix} 1 \\ 0 \end{pmatrix}$ then $\{C \leftarrow 2C + x_iA, i \leftarrow i-1;\}$ Step 3.4 else if $\begin{pmatrix} x_i \\ y_i \end{pmatrix} == \begin{pmatrix} 0 \\ 1 \end{pmatrix}$ then $\{C \leftarrow 2C + y_iB, i \leftarrow i-1;\}$ Step 3.5 else if $\begin{pmatrix} x_i \\ y_i \end{pmatrix} == \begin{pmatrix} 1 \\ 1 \end{pmatrix}$ then $\{C \leftarrow 2C + (x_iA + y_iB), i \leftarrow i-1;\}$

Step 4 if i == 0 then $C \leftarrow 2C + (x_0A + y_0B)$;

Step 5 Return C;

Figure 3. Algorithm The 5-register algorithm using the non-adjacent form (NAF) representation.

Due to the frame of Shamir's trick, the above 5-register algorithm still requires n - 1 point doublings. Thus, we only need to consider its performance factor, which directly determines the number of point additions. We have the following result.

Theorem 1. *The performance factor of Algorithm The 5-register algorithm using the non-adjacent form (NAF) representation in Figure 3 is*

$$w_{BNAF-5}(n) = \frac{n}{2} \tag{5}$$

on average, when $n \to \infty$.

The proof of Theorem 1 appears in Appendices B and C.

According to Theorem 1, the basic version of the above 5-register algorithm has the same performance factor as that of Shamir's trick coupled with the JSF representation, which merely needs four registers. However, the basic version can be further improved to reduce its performance factor. We propose the recoding rules for the input NAF sequence

pair
$$\begin{pmatrix} x_{n-1}x_{n-2}\cdots x_0\\ y_{n-1}y_{n-2}\cdots y_0 \end{pmatrix}$$
 as follows:

$$\begin{aligned} & \text{Rule A1.} \left(\begin{array}{ccc} 1 & 0 & -1 \\ 0 & -1 & 0 \end{array}\right) \rightarrow \left(\begin{array}{ccc} 0 & 1 & 1 \\ 0 & -1 & 0 \end{array}\right); \\ & \text{Rule A2.} \left(\begin{array}{ccc} -1 & 0 & 1 \\ 0 & 1 & 0 \end{array}\right) \rightarrow \left(\begin{array}{ccc} 0 & -1 & -1 \\ 0 & 1 & 0 \end{array}\right); \\ & \text{Rule A3.} \left(\begin{array}{ccc} 0 & 1 & 0 \\ 1 & 0 & -1 \end{array}\right) \rightarrow \left(\begin{array}{ccc} 0 & 1 & 0 \\ 0 & 1 & 1 \end{array}\right); \\ & \text{Rule A4.} \left(\begin{array}{ccc} 0 & -1 & 0 \\ -1 & 0 & 1 \end{array}\right) \rightarrow \left(\begin{array}{ccc} 0 & -1 & 0 \\ 0 & -1 & -1 \end{array}\right); \\ & \text{Rule A5.} \left(\begin{array}{ccc} 1 & 0 & -1 & 0 \\ 0 & 0 & 0 & 1 \end{array}\right) \rightarrow \left(\begin{array}{ccc} 0 & 1 & 1 & 0 \\ 0 & 0 & 0 & 1 \end{array}\right); \\ & \text{Rule A6.} \left(\begin{array}{ccc} -1 & 0 & 1 & 0 \\ 0 & 0 & 0 & -1 \end{array}\right) \rightarrow \left(\begin{array}{ccc} 0 & -1 & -1 & 0 \\ 0 & 0 & 0 & -1 \end{array}\right); \\ & \text{Rule A7.} \left(\begin{array}{ccc} -1 & 0 & 1 & 0 \\ 0 & -1 & 0 & -1 \end{array}\right) \rightarrow \left(\begin{array}{ccc} 0 & -1 & -1 & 0 \\ 0 & -1 & 0 & -1 \end{array}\right); \\ & \text{Rule A8.} \left(\begin{array}{ccc} 1 & 0 & -1 & 0 \\ 0 & 1 & 0 & 1 \end{array}\right) \rightarrow \left(\begin{array}{ccc} 0 & 1 & 1 & 0 \\ 0 & 1 & 0 & 1 \end{array}\right). \end{aligned}$$

After Step 1 of Algorithm The 5-register algorithm using the non-adjacent form (NAF) representation in Figure 3, the improved 5-register algorithm converts $\begin{pmatrix} x_{n-1}x_{n-2}\cdots x_0\\ y_{n-1}y_{n-2}\cdots y_0 \end{pmatrix}$ into $\begin{pmatrix} x'_{n-1}x'_{n-2}\cdots x'_0\\ y'_{n-1}y'_{n-2}\cdots y'_0 \end{pmatrix}$ by replacing according to the above recoding rules from left to right. If the replacement is due to Rule A1, A2, A3, or A4, then discard the left two columns that have been replaced and consider the next three or four columns for future replacement. If a replacement is due to Rule A5, A6, A7, or A8, then discard all columns that have been replaced and consider the next three or four columns for future replacement. If no replacement is possible, then discard one column and consider the next three or four columns for future replacement. If no replacement replacement. The improved version of the 5-register algorithm is fully the same as its basic version except for the replacement operation by

above recoding rules. For example, to compute 51A + 169B, write the NAF expansion of 51 and 169 as $51 = (010 - 1010 - 1)_{NAF}$ and $169 = (10101001)_{NAF}$, apply Rule A3 so that 51 = (0100 - 1 - 10 - 1) and 169 = (10101001), and further use Steps 1, 3.1, 3.2, 3.3, 3.4, 3.5, and 4 of Figure 3 so that the successive values of *C* are at each step *O*, *B*, 2A + 5B, 4A + 10B, 7A + 21B, 13A + 42B, 26A + 84B, and finally 51A + 169B. We further have the following result.

Theorem 2. The performance factor of the improved Algorithm The 5-register algorithm using the non-adjacent form (NAF) representation in Figure 3 is about

$$w_{INAF-5}(n) = \frac{209n}{432} \tag{6}$$

on average, when $n \to \infty$.

The proof of Theorem 2 appears in Appendix D.

3.2. Using JSF Representation

Assume that the JSF representation [11] is used for the integers x and y as the inputs of Algorithm Adaptive window method in Figure 2. Additionally, assume that the window size w = 2 in Algorithm Adaptive window method in Figure 2. According to the proper-

ties of the JSF representation, all possible 1-bit and 2-bit pairs are
$$\begin{pmatrix} 0 \\ 0 \end{pmatrix}$$
, $\begin{pmatrix} 1 \\ 0 \end{pmatrix}$, $\begin{pmatrix} 0 \\ 1 \end{pmatrix}$, $\begin{pmatrix} 0 \\ 1 \end{pmatrix}$, $\begin{pmatrix} 1 & 0 \\ 0 & 1 \end{pmatrix}$, $\begin{pmatrix} -1 & 0 \\ 0 & -1 \end{pmatrix}$, $\begin{pmatrix} 1 & 0 \\ 0 & -1 \end{pmatrix}$, $\begin{pmatrix} -1 & 0 \\ 0 & 1 \end{pmatrix}$, $\begin{pmatrix} 0 & 1 \\ -1 & 0 \end{pmatrix}$, $\begin{pmatrix} 0 & -1 \\ -1 & 0 \end{pmatrix}$, $\begin{pmatrix} 1 & 1 \\ 1 & 0 \end{pmatrix}$, $\begin{pmatrix} -1 & -1 \\ -1 & 0 \end{pmatrix}$, $\begin{pmatrix} 1 & 1 \\ -1 & 0 \end{pmatrix}$, $\begin{pmatrix} 1 & 1 \\ -1 & 0 \end{pmatrix}$, $\begin{pmatrix} -1 & -1 \\ -1 & 0 \end{pmatrix}$, $\begin{pmatrix} 1 & 1 \\ -1 & 0 \end{pmatrix}$, $\begin{pmatrix} 1 & 0 \\ -1 & -1 \end{pmatrix}$, $\begin{pmatrix} 1 & 0 \\ -1 & -1 \end{pmatrix}$, $\begin{pmatrix} 1 & 0 \\ -1 & -1 \end{pmatrix}$, $\begin{pmatrix} 1 & 0 \\ -1 & -1 \end{pmatrix}$, and $\begin{pmatrix} 1 & 0 \\ -1 & -1 \end{pmatrix}$ in the JSF set

quence pair $\binom{x_{n-1}x_{n-2}\cdots x_0}{y_{n-1}y_{n-2}\cdots y_0}$. Therefore, the values *A*, *B*, *A* + *B*, *A* - *B*, 2*A* + *B*, 2*A* - *B*, *A* + 2*B*, *A* - 2*B*, 3*A* + 2*B*, 3*A* - 2*B*, 2*A* + 3*B*, and 2*A* - 3*B* can be selectively pre-computed and stored during Step 1 of Figure 2. Now, we can consider designing the 5-register algorithm using the JSF representation. In fact, if the NAF is replaced with the JSP, then Algorithm The 5-register algorithm using the non-adjacent form (NAF) representation in Figure 3 is a 5-register algorithm using the JSF representation. We can obtain the following result.

Theorem 3. The performance factor of the 5-register algorithm using the JSF representation is

$$w_{JSF-5}(n) = \frac{31n}{64}.$$
(7)

on average, when $n \to \infty$.

The proof of Theorem 3 appears in Appendices E and F.

Unlike the NAF, no recording rule is found in the JSF, and thus no further improvement can be provided.

4. Experiments and Comparison

For performance evaluation, we have simulated the adaptive window method and other similar methods in the Visual C++ platform. Those methods include Shamir's trick using, respectively, the NAF representation and the JSF representation, and the interleaving method using the *w*-NAF [21,32]. Here, we only consider the multi-scalar multiplication algorithms, which require at most five registers in the pre-computation process. For the multi-scalar multiplication xA + yB, we assume that the bit lengths of integers *x* and *y* using any representation are all *n*. To compare the number of point additions in terms of bits, a performance factor constant is defined as the ratio of the performance factor w(n) to the bit length *n*, i.e., w(n)/n. During the experiments, we generate randomly 1,000,000 pairs of 160-bit integers and calculate the performance factor constant for each method. The results are summarized in Table 2. In the 5-register case, the experiments on the adaptive window method using Ruan-Katti's representation [14] are also conducted for comparison. However, the improvement from Ruan-Katti's representation is not so much as from the NAF and JSF representations.

The asynchronous method [23] mandatorily requires six or eight registers. When six registers are available, the asynchronous method is actually the same as the adaptive window method using the NAF representation. Additionally, the asynchronous method using eight registers is the corresponding sliding window method [21] with the window size w = 2. Hence, the asynchronous method can be treated as a special case of the adaptive window method. The interleaving method using the *w*-NAF is not directly suitable for optimizing computation efficiency based on the available registers. If all five available registers are required to be used, Shamir's trick with the 4-NAF and 1-NAF interleaving is the only choice. However, it makes no sense, since its performance factor constant is 8/15, even larger than that of Shamir's trick with the 3-NAF interleaving (See Table 2). When five registers are available, the adaptive window method using our improved NAF representation requires the least number of point additions compared to the known methods.

Algorithms	Number of Registers	Performance Factor Constant Theoretical Value	Performance Factor Constant Experimental Value
Figure 3	5	1/2 = 0.5	0.499962
Figure 3 with our improved NAF	5	$209/432 \approx 0.483796$	0.483781
Figure 3 using JSF	5	31/64 = 0.484375	0.484313
Shamir's trick with NAF	4	5/9 = 0.555556	0.555466
Shamir's trick with JSF	4	1/2 = 0.5	0.500036
Shamir's trick with 3-NAF interleaving [32]	4	1/2 = 0.5	0.500014

Table 2. Comparison with the related methods.

We also verify the efficiency results in the real mobile phone. We use Eclipse to edit the Java code and the C code of those five algorithms in Table 2. Additionally, JNI (Java Native Interface) is employed to realize the interaction between the C code and the Java code. The interaction process of the five algorithms' codes is shown in Figure 4. Here, the C code is responsible for operating the CPU registers of the five algorithms. We then use Android Studio to implement them in the Android 10 system. For those five algorithms, the elliptic curve group is based on NIST's P-192 curve [1]. For each algorithm, the computation of 1,000,000 multi-scalar multiplications is carried out, and the average value of the running time is taken as the final result (see Figure 5). It can be seen that the efficiency results achieved on the physical device are basically consistent with our theoretical expectation.





Average Running Time For Each Algorithm /ns



Figure 5. Average running time for each algorithm.

5. Future Work

Three possible directions for future improvement are as follows.

(1) The optimal signed binary representation for the adaptive window method. In practice, the improved NAF representation in Section 3.1 can achieve the minimal performance factor among all well-known representations. However, we still do not know how to find the one with the best performance factor among all signed binary representations. Hence, it remains an open problem to find the optimal one for the adaptive window method with a fixed number of registers.

(2) The on-line strategy for the adaptive window method. To compute the multiscalar multiplication xA + yB, the *m*-ary method and the sliding window method need to pre-compute and store all possible values for the *w*-bit pairs, where the integer *w* is the window size, and w > 1. However, the adaptive window method only computes and stores part of them based on the number of available registers. Thus, it would be useful to check each *w*-bit pair in the sequence pair according to on-line input integers *x* and *y*, and then determine the high frequency values among all possible values in real time. Clearly, should those high frequency values be pre-computed and stored, the adaptive window method could be further improved in practical implementations. It might be interesting to investigate this on-line strategy further.

(3) The register-constrained implementation for the adaptive window method. We use the Java code linked with the C code to implement several multi-scalar multiplication algorithms on the mobile phone and obtain their corresponding efficiency results. However, both the device and the development tool are not perfect in consideration of the register-constrained environment. Embedded hardware microprocessors, such as Atmega and ARM, and the assembly code, are more suitable to simulate our proposed multi-scalar multiplication algorithms and verify their performance results. Additionally, the novel optimization implementation technique on our proposed algorithms may be designed according to the particular embedded hardware microprocessor. Hence, it is valuable work to further implement the adaptive window method in the embedded hardware microprocessors.

6. Conclusions

We have studied the cryptographic implementations of multi-scalar multiplication under register-constrained environments. In order to make the best of the available registers, our idea is not to store all possible values in the window, but only to store those with comparatively high probabilities. The computational complexity analysis and the experimental results show that the proposed adaptive window method achieves the notable computation efficiency with one more register provided. For embedded cryptographic applications, it is especially convenient for our method to balance the performance and the costs according to the computation and memory abilities of the embedded devices. We also expect that our research will inspire others to work in the fascinating algorithms of multi-scalar multiplication under resource-constrained environments.

Author Contributions: Conceptualization, D.-Z.S.; methodology, D.-Z.S.; validation, D.-Z.S. and J.-D.Z.; formal analysis, D.-Z.S.; investigation, H.-D.Z.; writing—original draft preparation, D.-Z.S. and H.-D.Z.; writing—review and editing, D.-Z.S. and X.-Y.G.; supervision, D.-Z.S. and J.-D.Z.; funding acquisition, D.-Z.S. All authors have read and agreed to the published version of the manuscript.

Funding: The work of Da-Zhi Sun was supported in part by the National Natural Science Foundation of China under Grant No. 61872264. The APC was funded by the National Natural Science Foundation of China under Grant No. 61872264.

Acknowledgments: The authors would like to thank the editor and the reviewers for their valuable suggestions and comments.

Conflicts of Interest: The authors declare no conflict of interest.

Appendix A. Some Notations Using in the Appendixes

Let $(x_{n-1}x_{n-2}\cdots x_0)_{SD}$ and $(y_{n-1}y_{n-2}\cdots y_0)_{SD}$ be the signed binary representations. Supposing $n \to \infty$, we write

(1) $\Pr(\alpha_d \alpha_{d-1} \cdots \alpha_0)$ denotes the probability of any $x_i x_{i-1} \cdots x_{i-d} = \alpha_d \alpha_{d-1} \cdots \alpha_0$;

(2) $\Pr(\alpha_d \alpha_{d-1} \cdots \alpha_0 | \beta_f \beta_{f-1} \cdots \beta_0)$ denotes the conditional probability of any x_{i-f-1} $x_{i-f-2} \cdots x_{i-f-1-d} = \alpha_d \alpha_{d-1} \cdots \alpha_0$, given that $x_i x_{i-1} \cdots x_{i-f} = \beta_f \beta_{f-1} \cdots \beta_0$;

(3) $\Pr\begin{pmatrix} \alpha_d \alpha_{d-1} \cdots \alpha_0 \\ \beta_d \beta_{d-1} \cdots \beta_0 \end{pmatrix}$ denotes the probability of any $x_i x_{i-1} \cdots x_{i-d} = \alpha_d \alpha_{d-1} \cdots \alpha_0$ and $y_i y_{i-1} \cdots y_{i-d} = \beta_d \beta_{d-1} \cdots \beta_0$;

and $y_i y_{i-1} \cdots y_{i-d} = \beta_d \beta_{d-1} \cdots p_0;$ (4) $\Pr\left(\begin{pmatrix} \alpha_d^1 & \alpha_{d-1}^1 & \cdots & \alpha_0^1 \\ \alpha_d^2 & \alpha_{d-1}^2 & \cdots & \alpha_0^2 \end{pmatrix} \middle| \begin{pmatrix} \beta_f^1 & \beta_{f-1}^1 & \cdots & \beta_0^1 \\ \beta_f^2 & \beta_{f-1}^2 & \cdots & \beta_0^2 \end{pmatrix} \right)$ denotes the probability of any $x_{i-f-1}x_{i-f-2} \cdots x_{i-f-1-d} = \alpha_d^1 \alpha_{d-1}^1 \cdots \alpha_0^1$ and $y_{i-f-1}y_{i-f-2} \cdots y_{i-f-1-d} = \alpha_d^2 \alpha_{d-1}^2 \cdots \alpha_0^2$, given that $x_i x_{i-1} \cdots x_{i-f} = \beta_f^1 \beta_{f-1}^1 \cdots \beta_0^1$ and $y_i y_{i-1} \cdots y_{i-f} = \beta_f^2 \beta_{f-1}^2 \cdots \beta_0^2$.

For example,
$$\Pr(0\hat{1}00)$$
, $\Pr(0 - 1|0\hat{1})$, $\Pr\begin{pmatrix} 0 & 1 & 0 & -1 \\ 1 & 0 & \hat{1} & 0 \end{pmatrix}$, and $\Pr\begin{pmatrix} \begin{pmatrix} \hat{1} & 0 \\ 0 & \hat{1} \end{pmatrix} | \begin{pmatrix} \hat{1} & 0 \\ 0 & \hat{1} \end{pmatrix} \rangle$, respectively, mean $\Pr(x_i x_{i-1} x_{i-2} x_{i-3} = 0\hat{1}00)$, $\Pr(x_{i-2} x_{i-3} = 0 - 1|x_i x_{i-1} = 0\hat{1})$, $\Pr\begin{pmatrix} \begin{pmatrix} x_i & x_{i-1} & x_{i-2} & x_{i-3} \\ y_i & y_{i-1} & y_{i-2} & y_{i-3} \end{pmatrix} = \begin{pmatrix} 0 & 1 & 0 & -1 \\ 1 & 0 & \hat{1} & 0 \end{pmatrix} \end{pmatrix}$, and $\Pr\begin{pmatrix} \begin{pmatrix} x_{i-2} & x_{i-3} \\ y_{i-2} & y_{i-3} \end{pmatrix} = \begin{pmatrix} \hat{1} & 0 \\ 0 & \hat{1} \end{pmatrix} | \begin{pmatrix} x_i & x_{i-1} \\ y_i & y_{i-1} \end{pmatrix} = \begin{pmatrix} \hat{1} & 0 \\ 0 & \hat{1} \end{pmatrix} \end{pmatrix}$, when $n \to \infty$.

Appendix B. Some Facts of NAF Representation

To analyze the computational complexity of our proposed algorithms, we need first review two well-known properties of the NAF representation [18,19] as follows.

Lemma A1. The NAF representation of an integer is unique. No two nonzero digits are adjacent in the representation.

Lemma A2. For any bit of the NAF representation, the probabilities of 0, 1, and -1 are, respectively, 2/3,1/6, and 1/6. That is,

$$\Pr(0) = \frac{2}{3} \tag{A1}$$

and

$$\Pr(1) = \Pr(-1) = \frac{1}{6}.$$
 (A2)

We can further give three useful properties of the NAF representation. The following three properties can be easily derived from the NAF coding algorithm.

Lemma A3. For any two consecutive bits of the NAF representation,

$$\Pr(00) = \frac{1}{3} \tag{A3}$$

and

$$Pr(01) = Pr(0-1) = Pr(10) = Pr(-10) = \frac{1}{6}.$$
 (A4)

Lemma A4. For any three consecutive bits of the NAF representation,

$$Pr(000) = Pr(010) = Pr(0 - 10) = \frac{1}{6},$$
(A5)

$$Pr(001) = Pr(00-1) = Pr(100) = Pr(-100) = \frac{1}{12},$$
 (A6)

and

$$\Pr(-101) = \Pr(10 - 1) = \Pr(-10 - 1) = \frac{1}{24}.$$
 (A7)

Lemma A5. For any four consecutive bits of the NAF representation,

$$Pr(0000) = Pr(0010) = Pr(00 - 10) = Pr(0100) = Pr(0 - 100) = \frac{1}{12},$$
 (A8)

$$Pr(0001) = Pr(000 - 1) = Pr(1000) = Pr(-1000) = Pr(0101) = Pr(0 - 101) = Pr(010 - 1) = Pr(0 - 10 - 1) = Pr(1010) = Pr(-1010) = Pr(-10 - 10) = Pr(-10 - 10) = \frac{1}{24},$$
(A9)

and

$$Pr(1001) = Pr(-1001) = Pr(100 - 1) = Pr(-100 - 1) = \frac{1}{48}.$$
 (A10)

Appendix C. Proof of Theorem 1

Proof. Consider that Figure 3 scans the input NAF sequence pair $\begin{pmatrix} x_{n-1}x_{n-2}\cdots x_0 \\ y_{n-1}y_{n-2}\cdots y_0 \end{pmatrix}$. Let $P_0, P_1, P_2, P_3, P_4, P_5, P_6$, and P_7 , respectively, be the corresponding scanning states $\begin{pmatrix} 0 \\ 0 \end{pmatrix}$, $\begin{pmatrix} 1 & 0 \\ 0 & 1 \end{pmatrix}$, $\begin{pmatrix} -1 & 0 \\ 0 & -1 \end{pmatrix}$, $\begin{pmatrix} 1 \\ 0 \end{pmatrix}$, $\begin{pmatrix} -1 \\ 0 \end{pmatrix}$, $\begin{pmatrix} 0 \\ 1 \end{pmatrix}$, $\begin{pmatrix} 0 \\ -1 \end{pmatrix}$, and $\begin{pmatrix} 1 \\ 1 \end{pmatrix}$. It means that one of Steps 3.1, 3.2, 3.3, 3.4, 3.5, and 4 is executed in Figure 3. Note that the NAF representations of the integers *x* and *y* are independent from each other. Based on the properties of the NAF representation, we can compute all one-step transition probabilities for the scanning states $P_{i=0,1,2,3,4,5,6,7}$. For example, we can compute

$$\Pr(P_0|P_0) = \Pr\left(\begin{pmatrix} 0\\0 \end{pmatrix} \middle| \begin{pmatrix} 0\\0 \end{pmatrix} \right) = \Pr(0|0)\Pr(0|0) = \frac{\Pr(00)}{\Pr(0)}\frac{\Pr(00)}{\Pr(0)} = \frac{1}{4}$$
(A11)

by Lemmas A2 and A3;

$$\Pr(P_0|P_7) = \Pr\left(\begin{pmatrix} 0\\0 \end{pmatrix} \middle| \begin{pmatrix} \hat{1}\\\hat{1} \end{pmatrix}\right) = \Pr(0|\hat{1})\Pr(0|\hat{1}) = 1$$
(A12)

by Lemma A1;

$$\Pr(P_2|P_1) = \Pr\left(\begin{pmatrix} -1 & 0 \\ 0 & -1 \end{pmatrix} \middle| \begin{pmatrix} 1 & 0 \\ 0 & 1 \end{pmatrix} \right) = \Pr(-10|10)\Pr(0-1|01) = \frac{\Pr(10-10)}{\Pr(10)} \frac{\Pr(010-1)}{\Pr(01)} = \frac{1}{16}$$
(A13)

by Lemmas A3 and A5;

$$\Pr(P_3|P_5) = \Pr\left(\begin{pmatrix} 1 & 0 \\ 0 & 0 \end{pmatrix} \middle| \begin{pmatrix} 0 \\ 1 \end{pmatrix}\right) + \Pr\left(\begin{pmatrix} 1 & 0 \\ 0 & -1 \end{pmatrix} \middle| \begin{pmatrix} 0 \\ 1 \end{pmatrix}\right) = \\\Pr(10|0)\Pr(00|1) + \Pr(10|0)\Pr(0-1|1) = \frac{\Pr(010)}{\Pr(0)}\frac{\Pr(100)}{\Pr(1)} + \frac{\Pr(010)}{\Pr(0)}\frac{\Pr(10-1)}{\Pr(1)} = \frac{3}{16}$$
(A14)

by Lemmas A2 and A4.

Thus, the one-step transition probability matrix of the states $P_{i=0,1,2,3,4,5,6,7}$ is

$$\begin{bmatrix} \Pr(P_0|P_0) & \Pr(P_1|P_0) & \cdots & \Pr(P_7|P_0) \\ \Pr(P_0|P_1) & \Pr(P_1|P_1) & \cdots & \Pr(P_7|P_1) \\ \vdots & \vdots & \ddots & \vdots \\ \Pr(P_0|P_7) & \Pr(P_1|P_7) & \cdots & \Pr(P_7|P_7) \end{bmatrix} = \begin{bmatrix} \frac{1}{4} & \frac{1}{32} & \frac{1}{32} & \frac{3}{32} & \frac{3}{32} & \frac{1}{8} & \frac{1}{8} & \frac{1}{4} \\ \frac{1}{2} & \frac{1}{16} & \frac{1}{16} & \frac{3}{16} & 0 & 0 & 0 \\ \frac{1}{2} & \frac{1}{16} & \frac{1}{16} & \frac{3}{16} & \frac{3}{16} & 0 & 0 & 0 \\ \frac{3}{2} & 0 & 0 & 0 & 0 & 0 & \frac{1}{3} & 0 \\ \frac{2}{3} & 0 & 0 & 0 & 0 & \frac{1}{3} & 0 & 0 \\ \frac{1}{2} & \frac{1}{16} & \frac{1}{16} & \frac{3}{16} & \frac{3}{16} & 0 & 0 & 0 \\ \frac{1}{2} & \frac{1}{16} & \frac{1}{16} & \frac{3}{16} & \frac{3}{16} & 0 & 0 & 0 \\ \frac{1}{2} & \frac{1}{16} & \frac{1}{16} & \frac{3}{16} & \frac{3}{16} & 0 & 0 & 0 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix},$$
(A15)

where $\Pr(P_{0 \le j \le 7} | P_{0 \le k \le 7})$ denotes the conditional probability of the next state given the current state P_k .

Since the matrix T_{BNAF-5}^2 has all positive elements, this Markov chain is a regular chain. Let $Pr(P_{0 \le i \le 7})$ be the probability of the state P_i as $n \to \infty$. According to the theorems of the regular Markov chain, we have

$$\begin{cases}
Pr(P_0) = \frac{16}{34} \\
Pr(P_1) = Pr(P_2) = \frac{1}{34} \\
Pr(P_3) = Pr(P_4) = Pr(P_5) = Pr(P_6) = \frac{3}{34} \\
Pr(P_7) = \frac{4}{34}.
\end{cases}$$
(A16)

In Figure 3, we can see that the state P_0 needs no point addition, and each state $P_{1 \le i \le 7}$ needs one point addition. Thus, on average, the asymptotic performance factor is

$$w_{BNAF-5}(n) = \frac{\Pr(P_1) + \Pr(P_2) + \Pr(P_3) + \Pr(P_4) + \Pr(P_5) + \Pr(P_6) + \Pr(P_7)}{\Pr(P_0) + 2\Pr(P_1) + 2\Pr(P_2) + \Pr(P_3) + \Pr(P_4) + \Pr(P_4) + \Pr(P_5) + \Pr(P_6) + \Pr(P_7)} n$$

$$= \frac{\frac{1}{34} + \frac{1}{34} + \frac{3}{34} + \frac{3}{34} + \frac{3}{34} + \frac{3}{34} + \frac{3}{34} + \frac{3}{34} + \frac{3}{34}}{\frac{1}{34} + \frac{3}{34} + \frac{3}{34} + \frac{3}{34} + \frac{3}{34} + \frac{3}{34} + \frac{3}{34}} n = \frac{n}{2}.$$
(A17)

Appendix D. Proof of Theorem 2

Proof. Consider the 3-bit or 4-bit pairs in the recoding rules. Based on the scanning process of the input NAF sequence pair $\begin{pmatrix} x_{n-1}x_{n-2}\cdots x_0 \\ y_{n-1}y_{n-2}\cdots y_0 \end{pmatrix}$ in Figure 3, each 3-bit pair using Rule A1, A2, A3, or A4 requires two point additions before the recoding process. However, it requires only one point addition after the recoding process. For example, the 3-bit pair $\begin{pmatrix} 1 & 0 & -1 \\ 0 & -1 & 0 \end{pmatrix}$, consecutively, needs to pass Steps 3.3 and 3.4 of Figure 3 for the first two columns, and Steps 3.3 and 3.4 requires in total two point additions. Comparably, the 3-bit pair $\begin{pmatrix} 0 & 1 & 1 \\ 0 & -1 & 0 \end{pmatrix}$ needs to execute Steps 3.1 and 3.5 of Figure 3 for the first two columns, which requires one point addition instead. Similarly, each 4-bit pair using Rule A5, A6, A7, or A8 requires three point additions before the recoding process, but requires two point additions after the recoding process.

Next, according to Rules A1, A2, A3, A4, A5, A6, A7, and A8, we calculate the probabilities of those 3-bit and 4-bit pairs appeared in the NAF representation. We can obtain

$$\Pr\left(\begin{array}{ccc}1 & 0 & -1\\0 & -1 & 0\end{array}\right) = \Pr\left(\begin{array}{ccc}-1 & 0 & 1\\0 & 1 & 0\end{array}\right) = \Pr\left(\begin{array}{ccc}0 & 1 & 0\\1 & 0 & -1\end{array}\right) = \Pr\left(\begin{array}{ccc}0 & -1 & 0\\-1 & 0 & 1\end{array}\right) = \frac{1}{144}$$
(A18)
and

$$\Pr\left(\begin{array}{ccc}1 & 0 & -1 & 0\\0 & 0 & 0 & 1\end{array}\right) = \Pr\left(\begin{array}{ccc}-1 & 0 & 1 & 0\\0 & 0 & 0 & -1\end{array}\right) = \Pr\left(\begin{array}{ccc}-1 & 0 & 1 & 0\\0 & -1 & 0 & -1\end{array}\right) = \Pr\left(\begin{array}{ccc}1 & 0 & -1 & 0\\0 & 1 & 0 & 1\end{array}\right) = \frac{1}{576}$$
(A19)

by Lemmas A4 and A5.

Consequently, it follows from Theorem 1 that the performance factor of the improved Figure 3 can be estimated as

$$w_{INAF-5}(n) = w_{BNAF-5}(n) - w_{RNAF-5}(n) \approx \frac{n}{2} - \left(\frac{4}{2}\Pr\left(\begin{array}{ccc}1 & 0 & -1\\0 & -1 & 0\end{array}\right) + \frac{4}{3}\Pr\left(\begin{array}{ccc}1 & 0 & -1 & 0\\0 & 0 & 0 & 1\end{array}\right)\right)n = \frac{209n}{432},$$
(A20)

where $w_{RNAF-5}(n)$ denotes the number of saving point additions due to Rules A1, A2, A3, A4, A5, A6, A7, and A8.

Appendix E. Some Facts of JSF Representation

To analyze the 5-register algorithm using the JSF representation, we need the following important fact of the JSF representation.

Lemma A6. Assume that the scan process of the sliding window method [22] is used for the JSF sequence pair $\begin{pmatrix} x_{n-1}x_{n-2}\cdots x_0\\ y_{n-1}y_{n-2}\cdots y_0 \end{pmatrix}$, and the window size w = 2. Let η be any 2-bit pair appeared in the JSF sequence pair, that is, $\eta \in \left\{ \begin{pmatrix} \hat{1} & 0\\ 0 & \hat{1} \end{pmatrix}, \begin{pmatrix} 0 & \hat{1}\\ \hat{1} & 0 \end{pmatrix}, \begin{pmatrix} 1 & 1\\ \hat{1} & 0 \end{pmatrix}, \begin{pmatrix} -1 & -1\\ \hat{1} & 0 \end{pmatrix}, \begin{pmatrix} \hat{1} & 0\\ 1 & 1 \end{pmatrix}, \begin{pmatrix} \hat{1} & 0\\ -1 & -1 \end{pmatrix} \right\}$. On average, the probabilities of all possible pairs are

$$\Pr\left(\begin{array}{c}0\\0\end{array}\right) = \frac{1}{2},$$
 (A21)

$$\Pr\left(\begin{array}{c}\hat{1}\\0\end{array}\right) = \Pr\left(\begin{array}{c}0\\\hat{1}\end{array}\right) = \frac{3}{32}, \qquad (A22)$$

$$\Pr\left(\begin{array}{c}\hat{1}\\\hat{1}\end{array}\right) = \frac{3}{16}\,,\tag{A23}$$

and

$$\Pr(\eta) = \frac{1}{128} , \qquad (A24)$$

when $n \to \infty$.

Proof. We assume that the reader is already acquainted with the results in Solinas' technical report [11], from which we recall a few important facts. For the JSF coding algorithm, the JSF coding output $\begin{pmatrix} x_i \\ y_i \end{pmatrix}$ is a function of the internal current state S_j , where $0 \le i \le n - 1$ and $0 \le j \le 7$. We can further extend the detailed relations between the states and the corresponding outputs as follows:

(1) S_0 maps to the current output $\begin{pmatrix} 0\\ 0 \end{pmatrix}$;

(2) S_1 maps to the case where the current output is $\begin{pmatrix} 0 \\ \hat{1} \end{pmatrix}$ and the next output will be $\begin{pmatrix} 0 \\ 0 \end{pmatrix}$;

(3) S_2 maps to the case where the current output is $\begin{pmatrix} 0 \\ \hat{1} \end{pmatrix}$ and the next output will be $\begin{pmatrix} \hat{1} \\ 0 \end{pmatrix}$;

(4) S_3 maps to the case where the current output is $\begin{pmatrix} 0\\1 \end{pmatrix}$ and the next output will be $\begin{pmatrix} 1\\1 \end{pmatrix}$; (5) S_4 maps to the case where the current output is $\begin{pmatrix} 1\\0 \end{pmatrix}$ and the next output will be $\begin{pmatrix} 0\\0 \end{pmatrix}$; (6) S_5 maps to the case where the current output is $\begin{pmatrix} 1\\0 \end{pmatrix}$ and the next output will be $\begin{pmatrix} 0\\1 \end{pmatrix}$; (7) S_6 maps to the case where the current output is $\begin{pmatrix} 1\\0 \end{pmatrix}$ and the next output will be $\begin{pmatrix} 1\\1 \end{pmatrix}$;

(8) S_7 maps to the current output $\begin{pmatrix} 1\\ 1 \end{pmatrix}$.

According to Solinas' result, the one-step transition probability matrix of the states $S_{j=0,1,2,3,4,5,6,7}$ is

Since all the elements in the matrix T_{JSF}^3 are positive, this Markov chain is a regular chain. Let $Pr(S_{0 \le j \le 7})$ be the probability of the state S_j as $n \to \infty$. According to the theorems of the regular Markov chain, we have

$$\begin{cases} \Pr(S_0) = \frac{1}{2} \\ \Pr(S_1) = \Pr(S_4) = \frac{3}{32} \\ \Pr(S_2) = \Pr(S_3) = \Pr(S_5) = \Pr(S_6) = \frac{1}{32} \\ \Pr(S_7) = \frac{3}{16}. \end{cases}$$
(A26)

Because of previous relations between the states and the corresponding outputs, we know

$$\Pr(S_0) = \Pr\begin{pmatrix} 0\\0 \end{pmatrix} = \frac{1}{2}$$

$$\Pr(S_1) = \Pr\begin{pmatrix} 0\\1 \end{pmatrix} = \Pr(S_4) = \Pr\begin{pmatrix} 1\\0 \end{pmatrix} = \frac{3}{32}$$

$$\Pr(S_2) = \Pr\begin{pmatrix} 1&0\\0&1 \end{pmatrix} = \Pr(S_3) = \Pr\begin{pmatrix} 1&0\\1&1 \end{pmatrix} = \Pr(S_5) = \Pr\begin{pmatrix} 0&1\\1&0 \end{pmatrix} = \Pr(S_6) = \Pr\begin{pmatrix} 1&1\\1&0 \end{pmatrix} = \frac{1}{32}$$

$$\Pr(S_7) = \Pr\begin{pmatrix} 1\\1 \end{pmatrix} = \frac{3}{16}.$$
(A27)

Furthermore, by the JSF coding algorithm, i.e., Figure 1 in [11], all possible 2-bit pairs $\begin{pmatrix} 1 & 0 \\ 0 & 1 \end{pmatrix}$, $\begin{pmatrix} -1 & 0 \\ 0 & -1 \end{pmatrix}$, $\begin{pmatrix} 1 & 0 \\ 0 & -1 \end{pmatrix}$, $\begin{pmatrix} 1 & 0 \\ 0 & 1 \end{pmatrix}$, $\begin{pmatrix} -1 & 0 \\ 1 & 1 \end{pmatrix}$, $\begin{pmatrix} -1 & 0 \\ -1 & -1 \end{pmatrix}$, $\begin{pmatrix} -1 & 0 \\ 1 & 1 \end{pmatrix}$,

$$\begin{pmatrix} 1 & 0 \\ -1 & -1 \end{pmatrix}, \begin{pmatrix} 0 & 1 \\ 1 & 0 \end{pmatrix}, \begin{pmatrix} 0 & -1 \\ -1 & 0 \end{pmatrix}, \begin{pmatrix} 0 & 1 \\ -1 & 0 \end{pmatrix}, \begin{pmatrix} 0 & 1 \\ 1 & 0 \end{pmatrix}, \begin{pmatrix} 0 & -1 \\ 1 & 0 \end{pmatrix}, \begin{pmatrix} 1 & 1 \\ 1 & 0 \end{pmatrix},$$
$$\begin{pmatrix} -1 & -1 \\ -1 & 0 \end{pmatrix}, \begin{pmatrix} 1 & 1 \\ -1 & 0 \end{pmatrix},$$
and $\begin{pmatrix} -1 & -1 \\ 1 & 0 \end{pmatrix}$ should have the same probability. It means that

$$\Pr(\eta) = \frac{1}{128}.\tag{A28}$$

Appendix F. Proof of Theorem 3

Proof. Our 5-register algorithm using the JSF representation is almost the same as Figure 3 but with the input *x* and *y* represented in the JSF. By Lemma A6, our algorithm is optimal. Because the value 2A + B is stored in Step 1 of Figure 3, the 2-bit pairs $\begin{pmatrix} 1 & 0 \\ 0 & 1 \end{pmatrix}$ and $\begin{pmatrix} -1 & 0 \\ 0 & -1 \end{pmatrix}$ in the JSF sequence pair $\begin{pmatrix} x_{n-1}x_{n-2}\cdots x_0 \\ y_{n-1}y_{n-2}\cdots y_0 \end{pmatrix}$ only require one point addition. Therefore, the corresponding performance factor is

$$w_{JSF-5}(n) = \left(16\Pr(\eta) + \Pr\begin{pmatrix}1\\0\end{pmatrix} + \Pr\begin{pmatrix}0\\1\end{pmatrix} - \Pr\begin{pmatrix}1&0\\0&1\end{pmatrix} - \Pr\begin{pmatrix}-1&0\\0&-1\end{pmatrix} + \Pr\begin{pmatrix}1\\1\end{pmatrix}\right) = \frac{31n}{64}.$$
 (A29)

References

- National Institute of Standards and Technology. Federal Information Processing Standards Publication 186-3: Digital Signature Standard (DSS). 2009. Available online: https://csrc.nist.gov/csrc/media/publications/fips/186/3/archive/2009-06-25/documents/fips_186-3.pdf (accessed on 5 November 2020).
- 2. American National Standards Institute. ANSI X9.62: Public Key Cryptography for the Financial Services Industry: The Elliptic Curve Digital Signature Algorithm (ECDSA); American National Standards Institute: New York, NY, USA, 2005.
- 3. Schnorr, C.P. Efficient signature generation by smart cards. J. Cryptol. 1991, 4, 161–174. [CrossRef]
- Fuchsbauer, G.; Orrù, M.; Seurin, Y. Aggregate Cash Systems: A Cryptographic Investigation of Mimblewimble. In Proceedings of the 38th Annual International Conference on the Theory and Applications of Cryptographic Techniques Selected Areas in Cryptography (EUROCRYPT 2019), Part I, Darmstadt, Germany, 19–23 May 2019; Ishai, Y., Rijmen, V., Eds.; Lecture Notes in Computer Science. Springer: Cham, Switzerland, 2019; Volume 11476, pp. 657–689.
- Sun, D.Z.; Sun, L.; Yang, Y. On secure simple pairing in Bluetooth standard v5.0-part II: Privacy analysis and enhancement for low energy. *Sensors* 2019, 19, 3259. [CrossRef]
- Zhang, Y.D.; He, D.B.; Zhang, M.W.; Choo, K.K.R. A provable-secure and practical two-party distributed signing protocol for SM2 signature algorithm. *Front. Comput. Sci. China* 2020, 14, 143803. [CrossRef]
- 7. Chen, E.; Zhu, Y.; Lin, C.L.; Lv, K.W. Zero-pole cancellation for identity-based aggregators: A constant-size designated verifier-set signature. *Front. Comput. Sci. China* **2020**, *14*, 144806. [CrossRef]
- 8. Gordon, D.M. A survey of fast exponentiation methods. J. Algorithms 1998, 27, 129–146. [CrossRef]
- 9. ElGamal, T. A public key cryptosystem and a signature scheme based on discrete logarithms. *IEEE Trans. Inf. Theory* **1985**, 31, 469–472. [CrossRef]
- 10. Dimitrov, V.S.; Jullien, G.A.; Miller, W.C. Complexity and fast algorithms for multiexponentiations. *IEEE Trans. Comput.* **2000**, 49, 141–147. [CrossRef]
- Solinas, J.A. Low-Weight Binary Representations for Pairs of Integers; Combinatorics and Optimization Research Report CORR 2001-41, Centre for Applied Cryptographic Research, University of Waterloo. 2001. Available online: http://www.cacr.math. uwaterloo.ca/techreports/2001/corr2001-41.ps (accessed on 5 November 2020).
- 12. Grabner, P.J.; Heuberger, C.; Prodinger, H. Distribution results for low-weight binary representations for pairs of integers. *Theor. Comput. Sci.* **2004**, *319*, 307–331. [CrossRef]
- 13. Yang, W.C.; Guan, D.J.; Laih, C.S. Algorithm of asynchronous binary signed-digit recoding on fast multiexponentiation. *Appl. Math. Comput.* **2005**, *167*, 108–117. [CrossRef]
- 14. Ruan, X.Y.; Katti, R.S. Left-to-right optimal signed-binary representation of a pair of integers. *IEEE Trans. Comput.* 2005, 54, 124–131. [CrossRef]

- 15. Sun, D.Z.; Huai, J.P.; Sun, J.Z.; Zhang, J.W. Computational efficiency analysis of Wu et al.'s fast modular multi-exponentiation algorithm. *Appl. Math. Comput.* **2007**, *190*, 1848–1854. [CrossRef]
- 16. Sun, D.Z.; Huai, J.P.; Sun, J.Z.; Li, J.X. Analysis of multi-exponentiation algorithm using binary signed-digit representations. *Int. J. Comput. Methods* **2009**, *6*, 307–315. [CrossRef]
- 17. Yang, W.C.; Hung, C.P. Analysis of the Dimitrov-Jullien-Miller recoding algorithm. *IEICE Trans. Fundam. Electron. Commun. Comput. Sci.* 2016, E99A, 139–144. [CrossRef]
- 18. Arno, S.; Wheeler, F.S. Signed digit representations of minimal hamming weight. IEEE Trans. Comput. 1993, 42, 1007–1010. [CrossRef]
- 19. Menezes, A.; van Oorschot, P.; Vanstone, S. Handbook of Applied Cryptography; CRC Press: Boca Raton, FL, USA, 1997; pp. 627–628.
- 20. Yen, S.M.; Laih, C.S.; Lenstra, A.K. Multi-exponentiation. IEE Proc. Comp. Digit. Tech. 1994, 141, 325–326. [CrossRef]
- Möller, B. Algorithms for Multi-exponentiation. In Proceedings of the Selected Areas in Cryptography (SAC 2001), Toronto, ON, Canada, 16–17 August 2001; Vaudenay, S., Youssef, A.M., Eds.; Lecture Notes in Computer Science. Springer: Berlin/Heidelberg, Germany, 2001; Volume 2259, pp. 165–180.
- 22. Avanzi, R.M. The complexity of certain multi-exponentiation techniques in cryptography. J. Cryptol. 2005, 18, 357–373. [CrossRef]
- 23. Yang, W.C.; Guan, D.J.; Laih, C.S. Fast multicomputation with asynchronous strategy. IEEE Trans. Comput. 2007, 56, 234-242. [CrossRef]
- 24. Sun, D.Z.; Huai, J.P.; Li, J.X. A note on asynchronous multi-exponentiation algorithm using binary representation. *Inf. Process. Lett.* **2012**, *112*, 876–879. [CrossRef]
- 25. Chevalier, C.; Laguillaumie, F.; Vergnaud, D. Privately outsourcing exponentiation to a single server: Cryptanalysis and optimal constructions. *Algorithmica* **2020**, *83*, 72–115. [CrossRef]
- Borges, F.; Lara, P.; Portugal, R. Parallel algorithms for modular multi-exponentiation. *Appl. Math. Comput.* 2017, 292, 406–416. [CrossRef]
 Topcuoglu, C.; Kaya, K.; Savas, E. A generic private information retrieval scheme with parallel multi-exponentiations on multicore processors. *Concurr. Comput. Pract. Exp.* 2018, 30, e4685. [CrossRef]
- Tao, R.; Liu, J.; Su, H.; Sun, Y.; Liu, X. Combination in Advance Batch Multi-exponentiation on Elliptic Curve. In Proceedings of the 2015 IEEE 2nd International Conference on Cyber Security and Cloud Computing (CSCloud 2015), New York, NY, USA, 3–5 November 2015; Qiu, M.K., Zhang, T., Das, S., Eds.; IEEE Computer Society: Washington, DC, USA, 2015; pp. 411–416.
- 29. Wu, Q.H.; Sun, Y.; Qin, B.; Hu, J.K.; Liu, W.R.; Liu, J.W.; Ding, Y. Batch public key cryptosystem with batch multi-exponentiation. *Futur. Gener. Comp. Syst.* **2016**, *62*, 196–204. [CrossRef]
- 30. Atmel Corporation. 8-Bit AVR Microcontroller with 128K Bytes In-System Programmable Flash. 2007. Available online: http://ww1.microchip.com/downloads/en/DeviceDoc/doc0945.pdf (accessed on 5 February 2021).
- ARM. ARM7TDMI Technical Reference Manual (Rev 3). 2017. Available online: http://ww1.microchip.com/downloads/en/ DeviceDoc/DDI0029G_7TDMI_R3_trm.pdf (accessed on 5 February 2021).
- 32. Hankerson, D.; Menezes, A.; Vanstone, S. Guide to Elliptic Curve Cryptography; Springer: New York, NY, USA, 2004; pp. 109–113.