

Article Low-Complexity High-Throughput QC-LDPC Decoder for 5G New Radio Wireless Communication

Tram Thi Bao Nguyen †, Tuy Nguyen Tan †, and Hanho Lee *

Department of Information and Communication Engineering, Inha University, Incheon 22212, Korea; baotram137@gmail.com (T.T.B.N.); nguyentantuy@gmail.com (T.N.T.) * Correspondence: hhlee@inha.ac.kr; Tel.: +82-32-860-7449

+ These authors contributed equally to this work.

Abstract: This paper presents a pipelined layered quasi-cyclic low-density parity-check (QC-LDPC) decoder architecture targeting low-complexity, high-throughput, and efficient use of hardware resources compliant with the specifications of 5G new radio (NR) wireless communication standard. First, a combined min-sum (CMS) decoding algorithm, which is a combination of the offset min-sum and the original min-sum algorithm, is proposed. Then, a low-complexity and high-throughput pipelined layered QC-LDPC decoder architecture for enhanced mobile broadband specifications in 5G NR wireless standards based on CMS algorithm with pipeline layered scheduling is presented. Enhanced versions of check node-based processor architectures are proposed to improve the complexity of the LDPC decoders. An efficient minimum-finder for the check node unit architecture that reduces the hardware required for the computation of the first two minima is introduced. Moreover, a low complexity a posteriori information update unit architecture, which only requires one adder array for their operations, is presented. The proposed architecture shows significant improvements in terms of area and throughput compared to other QC-LDPC decoder architectures available in the literature.

Keywords: 5G new radio standard; quasi-cyclic low-density parity-check (QC-LDPC) codes; channel coding; decoder architectures

1. Introduction

Low-density parity-check (LDPC) codes [1] were first introduced by R. Gallager in the early 1960s and later rediscovered by MacKay and Neal [2] in 1996. Due to their excellent error correction performance and highly parallel implementation characteristics, LDPC codes have been considered as one of the most popular forward error correction (FEC) codes in the past several decades. Since then, LDPC codes served as a fundamental of modern coding theory, which relies mainly on Shannon theory [3] in addition to extremely sparse code characterization and probabilistic message-passing algorithms [4]. Moreover, LDPC codes inherently possess some of the good characteristics of linear block codes, for instance, the simple and sparseness structure of parity check matrix *H*, which can be sketched in the shape of a bipartite model called Tanner graph [5]. A graphical approach makes it easier to analyze and visualize all complex mathematical formulations [6].

With higher data rates and acceptable error correction performance, the realizations of channel coding schemes have become crucial for all modern communication systems. The decoding of an LDPC can be deployed with a high degree of parallelism, which is essential to achieve high decoding throughput and low hardware complexity. Therefore, LDPC codes are promising solutions for high data rate applications such as wide-band wireless multimedia communications and magnetic storage systems [7,8]. Generally, well-constructed irregular LDPC codes show much higher performance than the regular ones [9]. Although construction of very-large-scale integration (VLSI) architecture for irregular LDPC codes consumes higher complexity, many practical applications and standards such



Citation: Thi Bao Nguyen, T.; Nguyen Tan, T.; Lee, H. Low-Complexity High-Throughput QC-LDPC Decoder for 5G New Radio Wireless Communication. *Electronics* 2021, *10*, 516. https://doi.org/ 10.3390/electronics10040516

Academic Editor: Kiat Seng Yeo

Received: 24 January 2021 Accepted: 17 February 2021 Published: 22 February 2021

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). as IEEE 802.16e [10] and IEEE 802.11n [11,12] have considered irregular LDPC codes since they have greater performance. In addition, millimeter-wave (mmWave) Wireless Gigabit (WiGig) introduced by the IEEE 802.11ad Working Group [13] considered LDPC codes as their favored option for FEC. Recently, LDPC codes have been deployed in the enhanced mobile broadband (eMBB) as the error correction coding scheme for fifth-generation (5G) data channels [14]. The third generation partnership project (3GPP) has introduced two base graph (BG) matrices, namely BG1 and BG2 [15–17], to support the scalable and rate-compatible data transmission.

In recent years, many studies concentrated on structured LDPC codes, also known as quasi-cyclic low-density parity-check (QC-LDPC) codes [18–22], which have been offered significant advantages over other types of LDPC codes in terms of hardware implementation and excellent error performance over noisy channels. Furthermore, QC-LDPC codes are relatively flexible and can be constructed with multiple code rates, numerous block lengths, and several different sizes of submatrix [23,24], which are important features of the modern mobile and wireless communication systems. Structured codes also consist of block-LDPC codes and architecture-aware LDPC codes [25,26]. The parity-check matrix *H* of QC-LDPC codes is composed of either cyclic permutation submatrices or zero matrices of the same size, which define the interconnection between the check node units (CNUs) and variable node units (VNUs).

The 5G mobile communications systems offer a far higher performance level beyond former generations of mobile communications systems. Wireless data traffic is estimated to increase by 1000-fold by the end of 2020 with more than 50 billion mobile devices connected to these wireless networks with peak data rates up to 10 Gbps. Forward error correction plays an extremely crucial role in high-speed communication systems. The search for an efficient trade-off between high performance, high throughput capabilities, low hardware complexity, low cost, and low power consumption makes the hardware implementation of an LDPC decoder still challenging. In addition, the researcher has to deal with many possible options of algorithms, quantization parameters, parallelisms, code rates, and frame lengths. Furthermore, a reduced area and power are particularly compulsory for mobile devices. Therefore, designs of the area and energy-efficient FEC chips are excessively desirable. This brief presents low-complexity and high-throughput QC-LDPC decoder architectures for emerging 5G wireless communications standards.

The remainder of this paper is structured as follows. In Section 2, a brief overview of the 5G NR LDPC codes is presented. Section 3 proposes a combined min-sum (CMS) decoding algorithm, which is a combination of the offset min-sum (OMS) and the original min-sum (MS) algorithm. Section 4 details the proposed low-complexity high-throughput pipelined layered QC-LDPC decoder for 5G NR wireless communication standards. Section 5 provides implementation and comparison results. Finally, conclusions are drawn in Section 6.

2. 5G New Radio LDPC Codes

2.1. Introduction

According to ITU-R, there are three primary 5G NR use cases defined by the 3GPP as part of its Study on New Services and Markets Technology Enablers (SMARTER) project. The three sets of use cases are [27]: eMBB, Ultra-Reliable Low Latency Communications (URLLC), and Massive Machine Type Communications (mMTC).

The initial phase of 5G deployments focuses on the eMBB use case. The eMBB traffic can be regarded as a direct extension from the 4G broadband service. The eMBB scenario is required to support a wider range of code rates, various code lengths, and modulation orders compared to the 4G Long Term Evolution (LTE). The eMBB offers peak data rates of 20 Gbps and provided user data rates of 100 Mbps to numerous users. Recently, LDPC codes have been selected as the coding scheme for the 5G eMBB data channel [14]. The NR access technology marks a great transition in channel coding for the 3GPP cellular technologies [28]. This section summarizes the basic features of standard 5G QC-LDPC

codes. Furthermore, the construction procedures of the parity-check matrix of the target LDPC codes are also presented.

2.2. Quasi-Cyclic LDPC Codes

QC-LDPC codes [29], which are a class of structured LDPC codes, are widely used in many practical applications. A binary (N, K) QC-LDPC code is characterized by the null space of an $M \times N$ parity-check matrix H, which consists of an array of circulant matrices of the same size [30,31]. The parity-check matrix of a QC-LDPC code can be illustrated by its base graph and shift coefficients. Elements 1s in the base graph are replaced by a circulant permutation matrix of size $Z \times Z$ and 0 s are replaced by and a zero matrix of the same size.

Denote *Z* as the size of a circulant permutation matrix and $P_{m,n}$ as the shift coefficient value. For any integer value $P_{m,n}$, $0 \le P_{m,n} \le Z$, a $Z \times Z$ circulant permutation matrix is defined as the cyclic-shift of the $Z \times Z$ identity matrix *I* to the right by $P_{m,n}$ times for the (m, n)th non-zero element in a base matrix. This binary circulant permutation matrix is denoted as $Q(P_{m,n})$. For simple notation, Q(-1) denotes the null matrix (i.e., all elements equal to zero) of the same size. Considering Q(1) as an example,

$$Q(1) = \begin{bmatrix} 0 & 1 & 0 & \cdots & 0 \\ 0 & 0 & 1 & \cdots & 0 \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & 0 & \cdots & 1 \\ 1 & 0 & 0 & \cdots & 0 \end{bmatrix}$$
(1)

For two positive integers m_b and n_b , with $m_b \le n_b$, consider the QC-LDPC code expressed by the following $m_b \times n_b$ array of $Z \times Z$ circulants over GF(2):

$$H = \begin{bmatrix} Q(P_{1,1}) & Q(P_{1,2}) & \cdots & Q(P_{1,n_b}) \\ Q(P_{2,1}) & Q(P_{2,2}) & \cdots & Q(P_{2,n_b}) \\ \vdots & \vdots & \ddots & \vdots \\ Q(P_{m_b,1}) & Q(P_{m_b,2}) & \cdots & Q(P_{m_b,n_b}) \end{bmatrix}$$
(2)

The exponent matrix of *H*, which is E(H), has the following form:

$$E(H) = \begin{bmatrix} P_{1,1} & P_{1,2} & \cdots & P_{1,n_b} \\ P_{2,1} & P_{2,2} & \cdots & P_{2,n_b} \\ \vdots & \vdots & \ddots & \vdots \\ P_{m_b,1} & P_{m_b,2} & \cdots & P_{m_b,n_b} \end{bmatrix}$$
(3)

Each entry in the matrix *E* is denoted as a shift value. It should be noted that the paritycheck matrix *H* in Equation (2) can be constructed by expanding the $m_b \times n_b$ exponent matrix E(H). This procedure is referred to as protograph construction [32]. It follows that the parity-check matrix *H* is of size $M \times N$ where $M = Z \times m_b$ and $N = Z \times n_b$.

2.3. 5G New Radio QC-LDPC Characteristics

As stated before, QC-LDPC codes play a significant role in 5G NR communications and have been deployed as the error correction coding scheme for the 5G eMBB data channel in 3GPP standard meeting. Figure 1 shows the general structure of the base graph for the NR QC-LDPC codes. The columns are composed of three parts: information columns, core parity columns, and extension parity columns. The rows are divided into two parts: core check rows and extension check rows. As can be observed, the base matrix is partitioned into five submatrices, namely, *A*, *B*, *O*, *C*, and *I* [17]. Submatrix *A* corresponds to systematic bits. In addition, *B* corresponds to the first set of parity bits and is a square matrix with a dual-diagonal structure: its first column is of weight 3, whereas the submatrix

is composed of other columns after the first column has an upper dual-diagonal structure. Submatrix O is an all-zero matrix. For the efficient support of Incremental Redundancy Hybrid Automatic Repeat Request (IR-HARQ), a single parity-check (SPC)-based extension is used to support lower rates, as shown in Figure 1. Submatrix C corresponds to SPC rows, and I is an identity matrix that corresponds to the second set of parity bits, i.e., the SPC extension. The combination of A and B is referred to as the kernel, and the other parts (O, C, and I) are referred to as extensions. This code structure is similar to the Raptor-like extension, as described in [15].

The 3GPP has finalized two types of rate-compatible base graphs for the channel coding, naming BG1 and BG2. Base graphs BG1 and BG2 have relatively similar structures. However, BG1 is designed for larger block lengths ($500 \le K \le 8448$) and higher rates ($1/3 \le R \le 8/9$), whereas BG2 is deployed for smaller block lengths ($40 \le K \le 2560$) and lower rates ($1/5 \le R \le 2/3$). The actual base graph usage and the definition of the two base matrices are provided in the NR standard specification TS 38.212 [15]. The base graph that supports K_{max} should support the following set of shift sizes Z, where $Z = a \times 2^j$ for $a \in \{2,3,5,7,9,11,13,15\}$, and $0 \le j \le 7$.



Figure 1. Sketch of base parity-check structure for the 5G new radio (NR) quasi-cyclic low-density parity-check (QC-LDPC) codes.

The number of shift coefficient designs for both base graphs BG1 and BG2 is 8. All lift sizes are categorized into eight sets based on parameter *a*, where *a* is used for the definition of the lifting-size $a \times 2^{j}$. Table 1 presents the set of shift coefficients.

Table 1. Relationship between exponent matrices and sets of lifting	; size.
---	---------

Exponent Matrix	Lifting Size Set
Set 1	$Z = 2 \times 2^{j}, j = 0, 1, 2, 3, 4, 5, 6, 7$
Set 2	$Z = 3 \times 2^{j}, j = 0, 1, 2, 3, 4, 5, 6, 7$
Set 3	$Z = 5 \times 2^{j}, j = 0, 1, 2, 3, 4, 5, 6$
Set 4	$Z = 7 \times 2^{j}, j = 0, 1, 2, 3, 4, 5$
Set 5	$Z = 9 \times 2^{j}, j = 0, 1, 2, 3, 4, 5$
Set 6	$Z = 11 \times 2^{j}, j = 0, 1, 2, 3, 4, 5$
Set 7	$Z = 13 \times 2^{j}, j = 0, 1, 2, 3, 4$
Set 8	$Z = 15 \times 2^{j}, j = 0, 1, 2, 3, 4$

The shift value $P_{m,n}$ can be calculated using the function $P_{m,n} = f(V_{m,n}, Z)$, where $V_{m,n}$ is the shift coefficient of the (m, n)th element in the corresponding shift design. The function f is defined as Equation (4), in which *mod* denotes the modulo arithmetic.

$$P_{m,n} = f(V_{m,n}, z) = \begin{cases} -1 & \text{if } V_{m,n} = -1 \\ mod(V_{m,n}, z) & else \end{cases}$$
(4)

The five steps for constructing the parity-check matrix of the (N, K) QC-LDPC code with a target information block size K and code rate R = K/N are listed below. For a base graph, let k_b denote the number of information circulant columns; thus, if the lifting size is $Z, K = Z \times k_b$ nominally.

- **Step 1:** Consider the base graph BG1 or BG2 and select the value of *k*^{*b*} for the corresponding *K* and *R*.
 - For BG1: $k_b = 22$.
 - For BG2: $k_b = 10$ if K > 640; $k_b = 9$ if $560 < K \le 640$; $k_b = 8$ if $192 < K \le 560$; and $k_b = 6$ elsewhere.
- **Step 2:** Determine *Z* by choosing the minimum *Z* value in Table 2, such that $k_b \times Z \ge K$.
- **Step 3:** After the lifting size *Z* is determined, the corresponding shift coefficient matrix is then picked up from Table 1 {Set 1, Set 2, . . . , Set 8} according to *Z*.
- **Step 4:** Calculate the shifting coefficient value *P*_{*i*,*j*} by the modular *Z* operation, as defined in Equation (4).
- **Step 5:** Substitute each entry in the final exponent matrix by the corresponding circulant permutation matrix or zero matrix of size *Z* × *Z*. The QC-LDPC code construction is accomplished, and a parity-check matrix *H* of size $m_b Z \times n_b Z$ is achieved.

Z					í	ı			
		2	3	5	7	9	11	13	15
	0	2	3	5	7	9	11	13	15
	1	4	6	10	14	18	22	26	30
	2	8	12	20	28	36	44	52	60
i	3	16	24	40	56	72	88	104	120
5	4	32	48	80	112	144	176	208	240
	5	64	96	160	224	288	352		
	6	128	192	320					
	7	256	384						

Table 2. Lifting size Z supported by standard 5G QC-LDPC codes.

In 5G QC-LDPC codes, a shortening and puncturing process is performed to achieve the desired information lengths and rate adaption. An illustration of the encoding process of 5G QC-LDPC codes is presented in Figure 2.



Figure 2. Shortening by zero-padding and puncturing of standard 5G QC-LDPC codes.

3. Combined Min-Sum Algorithm

The standardized LDPC codes for 5G NR channel coding consider two base matrices: BG1 and BG2 [15–17], to support the rate compatible and scalable data transmission. An example of BG1 matrix structure with Z = 56 is presented in Figure 3. Efficient LDPC decoder implementation is a significant task while designing the physical layer for any wireless standard. It possesses many research challenges at the very early stage of wireless standards deployment. Therefore, it is time to conceive efficient LDPC decoder architecture that is compliant with the next generation of 5G NR standards. As shown in Figure 3, the significant challenge is to design an LDPC decoder architecture to support a huge BG1 matrix that generates the decoded bits of 3808 encoded information bits. Our work aims to present an efficient LDPC decoder architecture for the 5G NR wireless communication systems.

A considerable characteristic of the 5G NR LDPC codes is that these codes are dramatically irregular for both check nodes and variable nodes. Table 3 shows the distribution of check node degree d_c in the two base graphs BG1 and BGs specified in 5G NR LDPC codes. For BG1, the check node degree d_c varies largely from 3 to 19. More especially, there are only four rows in the core part of BG1 that possess the highest check node degree of dc_{max} = 19, while most of the rows are with low check node degrees of $d_c = 5$ and 6. Similarly, the check node degree d_c in BG2 also varies largely from 3 to 10 and only 2 rows are with $dc_{max} = 10$. It can be concluded that the check node degrees in the two base matrices of 5G NR LDPC codes vary drastically.

LDPC codes for the channel coding of 5G NR are actually concatenated codes that are derived by combining a pure LDPC part and a low-density generator matrix (LDGM) part. There is a significant difference in the check node degrees of the 5G LDPC codes, where the check node degree of the pure LDPC part is more than ten, and the check node degree is only one in the LDGM part. This creates one of the biggest challenges to design a high-performance decoder for 5G LDPC codes since their inherent numerous degree-1 variable nodes are more prone to be erroneous. For most hardware implementations of the traditional LDPC decoders, the MS algorithm or the modified versions of it, such as normalized min-sum (NMS) and OMS, are adopted. The NMS algorithm is the most straightforward scheme for hardware implementation. However, it is relatively challenging to optimize the normalized factor for the LDPC codes in 5G NR due to the particularly large difference in the check node degrees. Generally, the decoding performance of the OMS algorithm is better than the MS algorithm since it is an enhanced version of the original MS algorithm. Nevertheless, it is not always true for the case of fixed-point decoder for 5G LDPC codes. As stated before, the degree-1 variable nodes in the LDGM part are more sensitive to errors due to the lack of check to variable node messages. Furthermore, the offset factor of the OMS algorithm is relatively difficult to optimize in fixed point LDPC decoders because of limited quantization bits. Therefore, the performance of the OMS algorithm is much lower than the MS algorithm for fixed-point 5G LDPC decoders. Based on the considerable variation characteristic of the check node degree in 5G NR LDPC codes, a combined min-sum algorithm is introduced in this section. The combined algorithm for the core and extension parts of the LDPC code. The principal of the CMS algorithm is to apply the OMS algorithm for layers with a high check node degree in the core part and the original MS algorithm for the remaining layers with lower check node degrees. Hence, this combined algorithm holds all the characters of the MS algorithm and improves its decoding performance.



Figure 3. Schematic representation of base matrix base graph (BG)1 defined by 5G NR standard for generating a QC-LDPC code of code length N = 3808 bits, code rate R = 1/3, and Z = 56.

Table 3. Check node degree d	c distribution f	for 5G NR LDPC	codes.
------------------------------	------------------	----------------	--------

No. of Powe			(Check N	Node D	egree d	c		
No. of Kows	3	4	5	6	7	8	9	10	19
in BG1	1	5	18	8	5	2	2	1	4
in BG2	6	20	9	3	0	2	0	2	0

For QC-LDPC codes, the parity-check matrix H of size $M \times N$ (where $M = m_b \times Z$; $N = n_b \times Z$) is partitioned into L horizontal decoding block layers. Each decoding block layer contains m_b/L consecutive block rows of H, such that any variable node is connected at most once to any block layer. We denote M_l as the set of consecutive block rows of H corresponding to block layer $l \in \{1, ..., L\}$. For the sake of simplicity, each decoding block layer L in this work is assumed to contain only one block row, i.e., $L = m_b$. In addition,

 $R_{m,n}$ denotes the check-to-variable message conveyed from check *m* of *l*th layer to variable node *n*. $L_{m,n}$ represents the variable-to-check message from variable node *n* to check node *m*. In the *i*th iteration, the LLRs message from layer (l - 2) to next layer *l* for variable node *v* is represented by $P_n^i[l-2]$. The CMS decoding based on pipelined layered scheduling algorithm can be summarized in Algorithm 1.

Algorithm 1 Combined Min-Sum Algorithm

Input: $y = (y_1, y_2,, y_N) \in \mathcal{Y}^N$	Received word
Output: $\hat{x} = (\hat{x}_1, \hat{x}_2,, \hat{x}_N) \in \{0, 1\}^N$	> Estimated word
Initialization	
for all $n = 1$ to N do $P_n = \log \frac{P(x_n = 0 y_n)}{P(x_n = 1 y_n)}$	$=rac{2}{\sigma^2}y_n$
for all $m = 1$ to M and $n \in \mathcal{R}(m)$ do $R_{m,n} =$	0
Iteration Loop	
for all $l = 1$ to L do \triangleright L	oop over horizontal layers
for all $m \in \mathcal{M}_l$ and $n \in \mathcal{R}(m)$ do	Variable node update
$L^{i}_{m,n}[l] = P^{i}_{n}[l-2] - R^{i-1}_{m,n}[l]$	
for all $m \in \mathcal{M}_l$ and $n \in \mathcal{R}(m)$ do	Check node update
$R^i_{m,n}[l] = \max (\min_{n' \in \mathcal{R}(m) \setminus n} \lvert L^i_{m,n'}[l] vert - eta[l], 0)$	$\times \prod_{n' \in \mathcal{R}(m) \setminus n} \operatorname{sign}(L^{i}_{m,n'}[l])$
where $\beta[l] = egin{cases} 0, & ext{if} l \geq 5 \ \geq 1, & ext{otherwise} \end{cases}$	e
for all $m \in \mathcal{M}_l$ and $n \in \mathcal{R}(m)$ do \triangleright A pos	teriori information update
$P_n^i[l-1] = P_n^i[l-2] - R_{m,n}^{i-1}[l-1] + R_{m,n}^i$	$n_{n}[l-1]$
end (horizontal layers loop)	
for all $n = 1$ to N do $\hat{x}_n = \frac{1 - \operatorname{sign}(P_n^i[l])}{2}$	▷ Hard decision
if $s = H \times \hat{x}^T = 0$ then exit the iteration loop	> Syndrome check
End Iteration Loop	

4. Proposed LDPC Decoder Architecture

The proposed low-complexity high-throughput QC-LDPC decoder architecture for 5G NR wireless standards is developed on the basis of pipelined layered CMS algorithm described in Section 3 for base matrix BG1, which supports the code rate of R = 1/3.

4.1. Overall Decoder Architecture

As reported in the literature review, the 3GPP has introduced two base graphs, BG1 and BG2, for 5G NR LDPC codes. In this section, we focus our description on BG1 with a size of $m_b \times n_b$ ($m_b = 46$, and $n_b = 68$), which is the main 5G NR high rate base graph. Denote Z = 56 as the submatrix size of the intended QC-LDPC code. As mentioned in the previous section, the check node degree d_c in the BG1 base matrix varies largely from 3 to 19. For simplicity, we denote the maximum check node degree of 19 by d_c from this section.

The overall decoder architecture is shown in Figure 4. First, the input MUX network aims at selecting between channel intrinsic messages (input LLRs) and LLR messages from the previous layer. It should be noted that intrinsic messages are used only at the initialization stage. Then, the input LLRs of w = 4 bits quantization is buffered in the input register memory banks, named by PMEM. The specific configuration of PMEM is presented in a later subsection. There are $n_b = 68$ output ports of PMEM and each one represents Z = 56 LLR values of w = 4 bits (i.e., $Z \times w = 224$ bits). Consecutively, these 68 outputs are fed to the switch network, which performs a circular shift to the LLR data read from PMEM to align variable nodes with appropriate check nodes based on *H*-matrix value. A decomposition unit (DCPU) is used for converting the $d_c = 19$ LLR outputs of 224 bits from the switch network into Z = 56 LLR combinations of $d_c \times w = 76$ bits. Then, these 56 LLR combinations of 76 bits and the output data fetched from check to variable messages (RMEM) are passed to Z = 56 check node-based processors. After performing check node and variable node processing, each of these Z = 56 check node-based processors (CNBPs) produces 76 bits updated LLR messages P_n and $2(w-1) + \lceil log_2 d_c \rceil + d_c = 30$ bits extrinsic check-to-variable messages $R_{m,n}$ represented in compressed mode. The CNBP sends P_n messages to the combination unit (CMBU) for the next decoding layer and the compressed $R_{m,n}$ messages to check-to-variable node memory RMEM for the next iteration. The CMBU performs the reverse operation of DCPU that converses Z = 56 updated LLR combinations of 76 bits into $d_c = 19$ LLR outputs of 224 bits. It should be noted that the compressed $R_{m,n}$ messages from RMEM are fed back to CNBP units through the decompress units (DECOM). Various blocks in the decoder architecture are explained in detail in the following subsections.



Figure 4. Proposed overall low-complexity high-throughput pipelined layered QC-LDPC decoder architecture.

4.2. Memory Blocks

In our proposed architecture, two memory blocks are utilized, one for the input LLR values (PMEM) and one for the check to variable messages (RMEM). Assume that all input LLRs and exchanged messages are quantized on w = 4 bits.

PMEM memory is implemented by an input register that stores the input LLR values (prior values) or posterior values P_n from the previous layer. The memory is organized in $n_b = 68$ register memory blocks, denotes by P_i ($i = 1, 2, ..., n_b$) corresponding to the number of columns of the base matrix. Each register memory block consists of Z = 56 memory

locations with w = 4 bits of word-length, i.e., $Z \times w = 224$ bits, and these stored 56 LLRs are read from register memory block in a single clock cycle. Thus, a total of $Z \times w \times m_b = 15,232$ bits of input memory is implemented in the proposed decoder.

RMEM memory is implemented as a dual port RAM, which stores Z = 56 compressed check to variable messages $R_{m,n}$ for all $L = m_b$ layers. With the proposed CNBP architecture, two minimum values of (w - 1) bit-width, a minimum index of bit-width $\lceil log_2d_c \rceil$, and d_c -sign values are stored in RMEM for each decoding layer. Hence, a total of $m_b \times Z \times (2 \times (w - 1) + \lceil log_2d_c \rceil + d_c) = 77,280$ bits of RMEM memory is required for all Z = 56 CNBPs. Therefore, the overall memory size used in our LDPC decoder is 92.512 kb.

4.3. Switch Network

A switch network (SN) is an Z-input, Z-output hardware structure that can put the input signals in the arbitrary order at the output. For the implementation of the QC-LDPC decoder, the switch network is an essential module. The proposed decoder consists of $d_c = 19$ check node and $d_c = 19$ variable node circular shift networks. Each of them consists of Z w-bit inputs and Z w-bit outputs. The barrel shifters are used to implement the cyclic shift permutations according to the shift values provided by the cyclic shifter controllers. In this decoder, the switch networks are implemented with $\lceil log_2 Z \rceil$ -stage $Z \times Z$ barrel shifters. There is no re-shuffling network in this architecture as we applied an *H*-matrix reformulation technique proposed in [33].

4.4. Variable Node Units

The proposed decoder consists of Z = 56 VNUs, which implement the variable node update step shown in Algorithm 1. The detailed architecture of a VNU in the proposed decoder is shown in Figure 5. Each VNU takes d_c inputs at bit-width w LLR message $P_n^i[l-2]$ and the check-to-variable node message from RMEM memory, i.e., $R_{m,n}^{i-1}[l]$. Each variable node message is computed by subtracting the corresponding check-to-variable node message from the LLR message, that is $L_{m,n}^i[l] = P_n^i[l-2] - R_{m,n}^{i-1}[l]$. This operation is implemented by a w-bit subtractor, hence the value $L_{m,n}^i[l]$ outputted by the VNU is quantized on w bits.

It should be noted that the check-to-variable node message is stored in RMEM as a *compressed* message of $2(w - 1) + \lceil log_2d_c \rceil + d_c = 30$ bits. For a check node *m*, the corresponding $R_{m,n}$ message in *decompressed* format is given by the d_c values $[R_{m,n_1}, R_{m,n_2}, ..., R_{m,n_{d_c}}]$, where $n_1, n_2, ..., n_{d_c}$ denote the variable nodes connected to *m*. For a check node *m*, the corresponding $R_{m,n}$ message in *compressed* format is given by the signs of the above $d_c R_{m,n_i}$ messages, denoted by *sign*, their first and second minimum, denoted by *min*1 and *min*2, and the index of the first minimum, denoted by *indx*. Figure 6 shows an R_{m,n_i} message in decompressed format. Hence, the decompression unit DECOM aims at converting this compressed version of LLRs into $d_c = 19$ *decompressed* extrinsic LLRs by using d_c equalizers, MUXs and sign-magnitude to two's complement conversion units (SMTCs) as shown in Figure 5.



Figure 5. Proposed variable node update unit architecture.

CHECK-TO-VARIABLE NODE MESSAGE

Decompressed format	R_{m,n_1}	R_{m,n_2}		$R_{m,n_{d_c}}$
Number of bits	w w	← w	← →	w w
Compressed format	min1	min ₂	indx	sign
Number of bits	w −1	w −1	$\left\{ log_{2}^{d_{c}} \right\}$	$\leftarrow d_c$

Figure 6. Check-to-variable node message presents in decompressed and compressed format.

4.5. Check Node Units

The proposed decoder consists of Z = 56 CNUs, which implement the check node update step shown in Algorithm 1. A minimum-finder (19-FMVG) and sign processor unit (SPU) are exploited in this step. In this section, we focus on the computation of the first two minima *min1*, *min2*, and index of the first minimum *indx* since the signs of output messages can be simply calculated by XORing the adequate signs of input messages. The structure of the minimum-finder is based on the tree structure (TS) architecture proposed by Wey [34]. However, it is further modified in our proposed architecture so as to compute only the value and the index of the first minimum in the first clock cycle. The second minimum value is decided in the second clock cycle by re-utilizing the same hardware architecture.

The detailed architecture of a low complexity CNU is shown in Figure 7. As can be observed, the proposed CNU architecture consists of $d_c = 19$ sign-magnitude conversion (SMC) units, a 19 inputs-first minimum value generator unit (19-FMVG), sign processor

unit, and the compare and select (CS) unit for generating control signals. Initially, each CNU takes d_c inputs with bit-width w = 4 of $L_{m,n}^i[l]$ value from the VNU. The 4-bit LLRs in the two's complement format are converted into sign and magnitude format with the aid of sign-magnitude conversion (SMC) units. The *sel* control signal is set to either 0 or 1 to indicate the operation mode of the CNU. When *sel* is set to 0, i.e., the first clock cycle, the CNU is carried out to generate the first minimum *min*1 and index of the first minimum *indx*. When *sel* is set to 1, i.e., the second clock cycle, the CNU is re-executed in order to calculate the second minimum value *min*2. When CNU in the second clock cycle, the maximum value of bit-width w is substituted for the input value at index *indx* instead of straightforwardly passed all input values to the 19-FMVG units. Moreover, depending upon the clock cycle being processed, the *en* control signal is set to pass the corresponding minimum value to the output.

The architecture of the FMVG for $d_c = 19$ inputs is also presented in Figure 7. Since $d_c = 19$ can be decomposed into the sum of 16 and 3, the result of d_c -FMVG block is realized by combining corresponding blocks as described in [34]. The index generator block in Figure 7 is deployed to create the index of the first minimum value. The architecture of 3-FMVG is shown in Figure 8a. Moreover, the 2^k -FMVG block, which computes the value and the index of the first minimum among the 2^k input messages of bit-width w, can be constructed by cascading multiple 2-FMVGs as shown in Figure 8c. The 2-FMVG unit, as detailed in Figure 8b, is exploited for the comparisons discussed earlier. The comparison signal and output value of the 2-FMVG are defined as follows:



Figure 7. Proposed check node unit (CNU) architecture.



Figure 8. Architecture of 2^k -first minimum value generator (FMVG) unit using the TS approach [34].

$$min = in_1 \quad \text{and} \quad cp = 0, \qquad \text{if} \quad in_1 \le in_2$$

$$min = in_2 \quad \text{and} \quad cp = 1, \qquad \text{if} \quad in_1 > in_2$$
(5)

For the 19-FMVG block, an input word contains w - 1 bits, then the comparator and MUX also require w - 1 bits. In this section, we denote MUX as 1-bit 2-to-1 multiplexer, and MUX_{w-1} as a (w - 1)-bit 2-to-1 multiplexer. Table 4 summarizes the number of components required for the proposed minimum-finder based on FMVG and the conventional method, which determines both *min*1 and *min*2 values, denoted as two minimum values generator (TMVG). Results show that the proposed FMVG approach requires a much smaller number of comparisons and MUXs than the conventional method TMVG.

	19-FMVG	19-TMVG
No. of Comparators	18	35
No. of MUX_{w-1}	27	53
No. of MUX	0	11

4.6. A Posteriori Information Update Units

The proposed decoder consists of Z = 56 APUs, which implement the operations in a posteriori information update step shown in Algorithm 1. The detailed architecture of a low-complexity APU with only one adder array is shown in Figure 9. Each APU takes d_c inputs at bit-width $w P_n^i[l-2]$ and two values from check-to-variable node memory RMEM, i.e., $R_{m,n}^{i-1}[l-1]$ and $R_{m,n}^i[l-1]$. Similarly, the *sel* control signal in the VNU is set to either 0 or 1 to indicate the operation mode. When *sel* is set to 0, i.e., the first clock cycle, the APU is carried out to calculate the sum of $P_v^i[l-2]$ and $-R_{m,n}^{i-1}[l-1]$. When *sel* is set to 1, i.e., the second clock cycle, the APU is re-executed in order to calculate $P_n^i[l-1]$ by adding $R_{m,n}^i[l-1]$ into the output from previous clock cycle. At the input, two MUXs are utilized to appropriately select the input data according to the clock cycle being processed. In addition, a deMUX is allocated at the output to indicate the truth output value of APU. Moreover, depending upon the clock cycle being processed, the *en* control signal is sufficiently set to pass the computation result from the adder array to the output or feedback to the input multiplexer. All outputs from APUs are given to input multiplexers to start the processing of the next layer, as shown in Figure 4. As in the case of VNU architecture, the proposed APU uses two decompression units DECOM to convert the compressed LLRs taken from RMEM into $d_c = 19$ decompressed extrinsic LLRs.

4.7. Controller Block

This block generates control signals, such as *data_sel* to indicate the step being processed; *cnt_layer_cnu* and *cnt_layer_vnu* to indicate the layer being processed by CNUs, VNUs, and APUs; and *mem_en*, to enable write access to the check-to-variable node memory RMEM.



Figure 9. Proposed a posteriori information update unit architecture.

5. Implementation Results and Comparisons

The simulation of proposed low-complexity high-throughput pipelined layered QC-LDPC decoder architecture for 5G NR wireless standard was carried out using BPSK modulation in an AWGN channel environment. Figure 10 illustrates the FER performance of the proposed QC-LDPC decoders on the N = 3808, R = 1/3 for BG1 base matrix of 5G NR wireless standard. The results indicate that the proposed QC-LDPC decoder architecture scheme with bit-width w = 4 and ten decoding iterations deliver a FER of 10^{-5} at 2.75 dB. It can be observed that the CMS decoding provides a better error correction performance compared with the original MS and OMS algorithms.





The major advantage to be realized from our proposed design comes at the decoder complexity reduction. It should be noted that more clock cycles are required to finish a decoding iteration compared to the conventional design. By applying the hardware reuse approach, the critical path is reduced, and, therefore, the operating frequency is enhanced. Hence, the throughput would remain the same in the case of an ideal clock frequency. The reported throughput is given by Equation (6), where f_{max} denotes the maximum operating frequency, and I_{max} is the maximum number of iterations to decode one codeword. Based on the pipeline chart in Figure 11, the number of clock cycles per decoding iteration is $2 \times L$ in which two clock cycles are required to decode each layer. The proposed decoder consumes a total of $(2 \times L \times I_{max} + 2)$ clock cycles.

$$Throughput = \frac{N \times f_{max}}{I_{max} \times 2 \times L + 2}$$
(6)



Figure 11. Pipeline schedule of the proposed QC-LDPC decoder.

In order to confirm the efficiency of our solution, we have conducted our proposed decoder on the expansion size Z = 56, code rate R = 1/3 using 5G base matrix BG1 LDPC code. The proposed LDPC decoder architecture was modeled by the Verilog hardware description language (HDL) and simulated to verify its functionality using a test pattern generated from a C simulator. After successful verification of the design functions, it was then synthesized using sufficient time and area constraints. Both simulation and synthesis steps were executed by using Synopsys design tools and TSMC 65-nm CMOS standard cell technology. The post-synthesis results are reported in Table 5. The proposed low complexity layered LDPC decoder architecture occupies an area of 1.49 mm² and achieves a throughput of 3.04 Gbps at 750 MHz. The power and energy dissipations are 259 mW and 85.20 pJ/bit, respectively.

In addition, Table 5 shows the implementation and performance comparisons of the proposed low-complexity high-throughput decoder with various other LDPC decoders. It is confirmed that the proposed design helps reduce the decoder complexity. Since these designs have different implementation parameters, including code length, CMOS technology, and the quantization bits, it is necessary to apply performance normalization for a fair comparison. The normalization method in [35] is adopted. In order to keep the

hardware performance comparison on an equal basis with respect to technology, area, and the number of iterations, it is usually evaluated by the throughput-to-area ratio (TAR) metric, which was defined by TAR = Throughput/Area (Gbps/mm²). It can be observed that the proposed architecture is found to be the most efficient in terms of area efficiency among the reported decoders, yielding a normalized throughput-to-area ratio (NTAR) value of 2.04 Gbps/mm². Specifically, the NTAR of our work is 10.3% better than that of the next most efficient decoder [36] and 38.7% better than the rest of the reported decoders. The decoder in [37], which offers the highest normalized throughput at 7.31 Gbps, occupies a very large-scale design area. Hence, its NTAR is significantly low compared to our proposed design. Specifically, the NTAR ratio of our work is about 46.08% better than that of [37].

Design	Proposed	[37]	[38]	[36]
Standard	5G-NR	802.15.3c	802.11n	802.16e
CMOS technology	65-nm	90-nm	90-nm	90-nm
LDPC code	irregular	regular	irregular	irregular
Scheduling	layered	layered	layered	layered
Decoding algorithm	ĊMS	NMS	MS	NMS
Submatrix size	56	21	81	96
Code length	3808	672	1944	2304
Code rate	1/3	1/2	1/2	1/2
Bit-width (bits)	4	4	4	6
Max. iterations	10	5	10	10
Frequency (MHz)	750	157	555	950
Memory (Kb)	92.512	6.93	-	87.752
Area (mm ²)	1.49	2.25	4.88	2.90
Norm. Area (mm ²)	1.49	6.65	4.99	1.67
Throughput (Gbps)	3.04	5.28	4.5	2.20
Norm. Throughput (Gbps)	3.04	7.31	6.23	3.05
Power (mW)	259	182	523	870
Energy effic. (pJ/bit)	85.20	34.47	116.22	395.45
Norm. Energy effic. (pJ/bit)	85.20	24.90	83.95	285.25
TAR (Gbps/mm ²)	2.04	2.35	0.92	0.76
NTAR ⁺ (Gbps/mm ²)	2.04	1.10	1.25	1.83

Table 5. Implementation and comparison for 5G QC-LDPC decoders.

⁺ NTAR = Norm. Throughput/Norm. Area.

High operating frequency usually comes at the cost of increased power consumption. Despite this, though, as shown in Table 5, the proposed enhanced decoder achieves very good results in terms of energy efficiency, very close to that of the work presented in [38]. Moreover, it can be seen that the energy efficiency of our proposed LDPC decoder yields 70.13% better than that of the next most area-efficient decoder in [36].

Based on the implementation results presented above, it is clear that the design method offers a significantly low complexity, high area efficiency, and high throughput, which is sufficient for the 5G NR wireless communication standard. However, it is very challenging to design a low error correction decoder for 5G LDPC codes since the offset factor is relatively difficult to optimize in quantized LDPC decoders. In order to improve the error correction performance as well as achieve cost efficiency and high throughput issues, further enhancements should be proposed in future research for adjusting the offset factor of the OMS decoder in the pure LDPC part.

6. Conclusions

Enhanced versions of CNBP architectures are proposed to improve the complexity of the LDPC decoders in this paper. First, an efficient minimum-finder for CNU architecture

that reduces the hardware required for the computation of the first two minima and a low complexity a posteriori information update unit architecture, which only requires one adder array for their operations are introduced. Finally, an area-efficient pipelined layered QC-LDPC decoder architecture for 5G NR communication systems is described in detail. Simulation results show that the proposed architecture achieves low complexity and high throughput compared to other QC-LDPC architectures available in the literature. Therefore, the proposed QC-LDPC decoder can be applied in 5G NR wireless communication standard applications.

Author Contributions: T.T.B.N. conceptualized the idea of this research, conducted experiments, collected data, and prepared the original version. T.N.T. reviewed, analyzed data, and updated the manuscript. H.L. supervised, validated, reviewed, and supported the research with funding. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Acknowledgments: This work was supported by the NRF grant funded by the Korea government (MIST) (No. 2020M3H2A1076786), in part by the BK 21 Four Program funded by the Ministry of Education(MOE, Korea) and NRF, and in part by the KEIT grant funded by the MOTIE, Korea (No. 20010589).

Conflicts of Interest: The authors declare no conflict of interest.

References

- 1. Gallager, R.G. Low-density Parity-check Codes. IRE Trans. Inform. Theory 1962, 8, 21–28. [CrossRef]
- MacKay, D.J.; Neal, R.M. Near Shannon Limit Performance of Low-density Parity-check Codes. *Electron. Lett.* 1996, 32, 1645–1646. [CrossRef]
- 3. Shannon, C.E. A Mathematical Theory of Communication. Bell Syst. Tech. J. 1948, 27, 379–423. [CrossRef]
- 4. Tanner, R.M. A Recursive Approach to Low Complexity Codes. IEEE Trans. Inf. Theory 1981, 27, 533–547. [CrossRef]
- 5. Wymeersch, H. Iterative Receiver Design; Cambridge University Press: Cambridge, UK, 2007.
- 6. Ryan, W.; Lin, S. *Channel Codes: Classical and Modern*; Cambridge University Press: Cambridge, UK, 2009.
- Rovini, M.; Insalata, N.E.; Rossi, F.; Fanucci, L. VLSI Design of a High Throughput Multi-rate Decoder for Structured LDPC Codes. In Proceedings of the 8th Euromicro Conference on Digital System Design (DSD'05), Porto, Portugal, 30 August–3 September 2005; pp. 202–209.
- Lu, J.; Moura, J.M. Structured LDPC Codes for High-density Recording: Large Girth and Low Error Floor. *IEEE Trans. Magn.* 2006, 42, 208–213. [CrossRef]
- 9. Richardson, T.J.; Shokrollahi, M.A.; Urbanke, R.L. Design of Capacity-approaching Irregular Low-density Parity-check Codes. *IEEE Trans. Inf. Theory* 2001, 47, 619–637. [CrossRef]
- 10. Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems, IEEE 802.16e; IEEE Standard Association: Piscataway, NJ, USA, 2008.
- 11. A 802.11 Wireless LANs, TGn Sync Proposal Technical Specification; IEEE Standard Association: Piscataway, NJ, USA, 2004.
- 12. A 802.11 Wireless LANs, WWiSE proposal: High Throughput Extension to the 802.11 Standard; IEEE Standard Association: Piscataway, NJ, USA, 2005.
- 13. Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications, 802.11ad-2012; IEEE Standard Association: Piscataway, NJ, USA, 2012.
- 14. Session Chairman (Nokia). Chairman's Notes of Agenda Item 7.1.5 Channel Coding and Modulation. 3GPP TSG RAN WG1 Meeting No. 87, R1-1613710. 2016. Available online: https://portal.3gpp.org/ngppapp/CreateTdoc.aspx?mode=view& contributionId=752413 (accessed on 20 February 2021).
- 15. Ad-Hoc Chair (Nokia). Chairman's Notes of Agenda Item 7.1.4. Channel Coding. 3GPP TSG RAN WG1 Meeting AH 2, R1-1711982. 2017. Available online: https://portal.3gpp.org/ngppapp/CreateTdoc.aspx?mode=view&contributionId=805088 (accessed on 20 February 2021).
- Richardson, T.; Kudekar, S. Design of Low-Density Parity Check Codes for 5G New Radio. *IEEE Commun. Mag.* 2018, 56, 28–34.
 [CrossRef]
- 17. Li, H.; Bai, B.; Mu, X.; Zhang, J.; Xu, H. Algebra-assisted Construction of Quasi-cyclic LDPC Codes for 5G New Radio. *IEEE Access* 2018, *6*, 50229–50244. [CrossRef]
- 18. Fan, J.L. Constrained Coding and Soft Iterative Decoding; Springer: Boston, MA, USA, 2001; pp. 195–203.
- 19. Kou, Y.; Xu, J.; Tang, H.; Lin, S.; Abdel-Ghaffar K. On Circulant Low-density Parity-check Codes. In Proceedings of the IEEE International Symposium on Information Theory, Lausanne, Switzerland, 30 June–5 July 2002; p. 200.

- Li, Z.; Kumar, B. A Class of Good Quasi-cyclic Low-density Parity Check Codes Based on Progressive Edge Growth Graph. In Proceedings of the Conference Record of the Thirty-Eighth Asilomar Conference on in Signals, Systems and Computers, Pacific Grove, CA, USA, 7–10 November 2004; pp. 1990–1994.
- Sha, J.; Wang, Z.; Gao, M.; Li, L. Multi-Gb/s LDPC Code Design and Implementation. *IEEE Trans. Very Large Scale Integr. (VLSI)* Syst. 2009, 17, 262–268.
- Sha, J.; Gao, M.; Zhang, Z.; Li, L.; Wang, Z. Efficient Decoder Implementation for QC-LDPC Codes. In Proceedings of the 2006 International Conference on in Communications, Circuits and Systems, Guilin, China, 25–28 June 2006; pp. 2498–2502.
- 23. Masera, G.; Quaglio, F.; Vacca, F. Implementation of a Flexible LDPC Decoder. *IEEE Trans. Circuits Syst. II: Express Briefs* 2007, 54, 542–546. [CrossRef]
- Sun, Y.; Karkooti, M.; Cavallaro, J.R. VLSI Decoder Architecture for High Throughput, Variable Block-size and Multi-rate LDPC Codes. In Proceedings of the 2007 IEEE International Symposium on Circuits and Systems, New Orleans, LA, USA, 27–30 May 2007; pp. 2104–2107.
- Zhong, H.; Zhang, T. Block-LDPC: A Practical LDPC Coding System Design Approach. *IEEE Trans. Circuits Syst. Regul. Pap.* 2005, 52, 766–775. [CrossRef]
- 26. Mansour, M.M.; Shanbhag, N.R. High-throughput LDPC Decoders. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* 2003, 11, 976–996. [CrossRef]
- Study on New Radio Access Technology Physical Layer Aspects. TR 38.802, 3GPP. 2017. Available online: https://portal.3gpp. org/desktopmodules/Specification/SpecificationDetails.aspx?specificationId=3066 (accessed on 20 February 2021).
- NTT Docomo Inc. New SID Proposal: Study on New Radio Access Technology. 3GPP TSG RAN Meeting No.71, RP-160671.
 2016. Available online: https://www.3gpp.org/DynaReport/TDocExMtg--RP-71--31637.htm (accessed on 20 February 2021).
- 29. Fossorier, M.P.C. Quasi-cyclic Low-density Parity-check Codes from Circulant Permutation Matrices. *IEEE Trans. Inf. Theory* 2004, 50, 1788–1793. [CrossRef]
- Tang, H.; Xu, J.; Kou, Y.; Lin, S.; Abdel-Ghaffar, K. On Algebraic Construction of Gallager and Circulant Low-density Parity-check Codes. *IEEE Trans. Inf. Theory* 2004, 50, 1269–1279. [CrossRef]
- Chen, L.; Xu, J.; Djurdjevic, I.; Lin, S. Near-Shannon-limit Quasi-cyclic Low-density Parity-check Codes. *IEEE Trans. Commun.* 2004, 52, 1038–1042. [CrossRef]
- 32. Chen, T.; Vakilinia, K.; Divsalar, D.; Wesel, R.D. Protograph-based Raptor-like LDPC Codes. *IEEE Trans. Commun.* 2005, 63, 1522–1532. [CrossRef]
- Kim, S.; Sobelman, G.E.; Lee, H. A Reduced-complexity Architecture for LDPC Layered Decoding Schemes. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* 2001, 19, 1099–1103. [CrossRef]
- 34. Wey, C.-L.; Shieh, M.-D.; Lin, S.-Y. Algorithms of Finding the First Two Minimum Values and Their Hardware Implementation. *IEEE Trans. Circuits Syst. Regul. Pap.* **2008**, *55*, 3430–3437.
- 35. Chen, C.; Lin, Y.; Chang, H.; Lee, C. A 2.37-Gb/s 284.8 mw Rate Compatible (491,3,6) LDPC-CC Decoder. *IEEE J. Solid-State Circuits* 2012, 47, 817–831. [CrossRef]
- Zhang, K.; Huang, X.; Wang, Z. High-throughput Layered Decoder Implementation for Quasi-cyclic LDPC Codes. *IEEE J. Sel. Commun.* 2009, 27, 985–994. [CrossRef]
- Li, M.; Yang, C.; Ueng, Y. A 5.28-Gb/s LDPC Decoder with Time-domain Signal Processing for IEEE 802.15.3c Applications. *IEEE J. Solid-State Circuits* 2017, 52, 592–604. [CrossRef]
- Tsatsaragkos, I.; Paliouras, V. A Reconfigurable LDPC Decoder Optimized for 802.11n/ac Applications. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* 2018, 26, 182–195. [CrossRef]