



Communication Temperature-Dependent Feedback Operations of Triple-Gate Field-Effect Transistors

Taeho Park, Kyoungah Cho * D and Sangsig Kim * D

Department of Electrical Engineering, Korea University, 145 Anam-ro, Seongbuk-gu, Seoul 02841, Republic of Korea; pth0420@korea.ac.kr

* Correspondence: chochem@korea.ac.kr (K.C.); sangsig@korea.ac.kr (S.K.); Tel.: +82-2-3290-3898 (K.C.); +82-2-3290-3245 (S.K.)

Abstract: In this study, we examine the electrical characteristics of triple-gate feedback field-effect transistors (TG FBFETs) over a temperature range of -200 °C to 280 °C. With increasing temperature from 25 °C to 280 °C, the thermally generated charge carriers increase in the channel regions such that a positive feedback loop forms rapidly. Thus, the latch-up voltage shifts from -1.01 V (1.34 V) to -11.01 V (10.45 V) in the *n*-channel (*p*-channel) mode. In contrast, with decreasing temperature from 25 °C to -200 °C, the thermally generated charge carriers decrease, causing a shift in the latch-up voltage in the opposite direction to that of the increasing temperature case. Despite the shift in the latch-up voltage, the TG FBFETs exhibit ideal switching characteristics, with subthreshold swings of 6.6 mV/dec and 7.2 mV/dec for the *n*-channel and *p*-channel modes, respectively. Moreover, the memory windows are wider than 3.05 V and 1.42 V for the *n*-channel and *p*-channel modes, respectively.

Keywords: feedback field-effect transistor (FBFET); latch-up phenomenon; positive feedback loop; temperature-dependent; TCAD simulation

1. Introduction

With the advent of the big data era, in-memory computing (IMC) has emerged as a promising computing paradigm for data-intensive applications such as artificial intelligence and Internet of Things [1-3]. IMC presents a solution to the memory wall of the traditional von Neumann architecture by merging the functions of logic and memory units, which is a novel solution to reduce the latency and energy consumption associated with data movement [4-7]. Among the various emerging devices [8-12], feedback field-effect transistors (FBFETs) have attracted attention as suitable devices for IMC implementation, because they perform hybrid switching and memory storage [13–15]. Moreover, multiple-gate FBFETs provide enhanced flexibility in circuit design owing to their reconfigurable operation between the p- channel and n-channel modes in single devices, which is advantageous for reducing the number of devices required for complex IMC circuit designs [16]. To extend the application of versatile multiple-gate FBFETs, it is essential to investigate the effect of temperature on the operating characteristics of FBFETs, because temperature is one of the primary factors affecting the reliability of electronic devices. On the other hand, the effect of temperature has also been investigated on the electrical characteristics of 2D-material-based FETs, which have attracted considerable attention as components for high-scalable and low-power electronic devices [17,18]. Therefore, in this study, we investigate the electrical characteristics of triple-gate FBFETs (TG FBFETs) at temperatures ranging from -200 °C to 280 °C through technology computer-aided design (TCAD) simulations.

2. Simulation Methods

Figure 1 shows a schematic of a TG FBFET with a p^+-i-n^+ nanowire structure and an intrinsic channel region surrounded by two program gates (PGs) and one control gate (CG).



Citation: Park, T.; Cho, K.; Kim, S. Temperature-Dependent Feedback Operations of Triple-Gate Field-Effect Transistors. *Nanomaterials* **2024**, *14*, 493. https://doi.org/10.3390/ nano14060493

Academic Editor: Marco Fanciulli

Received: 13 February 2024 Revised: 5 March 2024 Accepted: 7 March 2024 Published: 9 March 2024



Copyright: © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). The two PGs are electrically connected to each other and control the channel mode through electrostatic doping induced by voltage polarity, and the CG functions as a switching gate. In the TG FBFET design, the lengths of the drain (L_D), source (L_S), and gate (L_G) regions were set to 50 nm. The channel (T_{Si}) and gate oxide (T_{OX}) thicknesses were 10 nm and 2 nm, respectively. The three gates were separated by a 10 nm gap (L_{GAP}), and heavily doped polysilicon was used as the gate material. The doping concentrations of the *p*-type drain and *n*-type source regions were heavily doped at 1×10^{20} cm⁻³, while the intrinsic channel region was lightly *p*-type doped at 1×10^{15} cm⁻³. Our simulations were performed with 2D structure using the commercial device simulator Synopsys Sentaurus (Version T-2022.03). The physical model included Fermi–Dirac statistics, high-field-saturation mobility, inversion and accumulation layer mobility, and Slotboom bandgap narrowing. A thermodynamic model was applied to account for the temperature dependence of the carrier transport mechanism. Moreover, we considered Shockley–Read–Hall (SRH) recombination using a temperature-dependent model and Auger recombination.



Figure 1. Schematic design and cross-sectional view of TG FBFET. The two-dimensional structure is used for temperature simulation.

3. Results and Discussion

Figure 2 shows the energy band diagrams of the TG FBFET with a p^+ -*i*- n^+ structure. The channel mode is determined by the voltage polarity applied to the two PGs; a positive gate bias induces electrons (n^*) , whereas a negative gate bias induces holes (p^*) in the channel region. When $V_{PG} = -3 V$ and $V_{CG} = 2 V$, the channel region is doped electrostatically to form a $p^*-n^*-p^*$ structure and operates in the *p*-channel mode. The energy level of the p^* region near the drain is reduced due to hole injection from the drain, which is responsible for the difference between the energy levels in the two p^* regions, even with the same V_{PG} of -3 V. Initially, the potential barrier created by the electrostatic doping of V_{PG} and V_{CG} blocks the injection of charge carriers from the drain/source regions into the channel region. However, as V_{CG} sweeps from 2 V to 0 V with a drain-to-source voltage (V_{DS}) of 1.2 V, holes are injected from the drain into the channel regions through the lowered potential barrier. The accumulation of holes in the p^* region near the source lowers the potential barrier for electrons, allowing electrons to flow from the source to the channel regions. These electrons accumulated in the potential well of the n^* region further lower the potential barrier for holes and accelerate hole injection into the channel region. The continuous injection and accumulation of charge carriers lead to the collapse of the potential barriers, activating the positive feedback (PF) loop and switching the device to the on state with the latch-up phenomenon. Here, the V_{CG} at which the latch-up phenomenon occurs is defined as the latch-up voltage. For the *n*-channel mode, an electrostatically induced $n^*-p^*-n^*$ doping structure is formed in the channel region at V_{PG} = 3 V and V_{CG} = -2 V. The difference in the energy levels of the two n^* regions with the same V_{PG} is due to the injection of electrons from the source region, which increases the energy level in the n^* region adjacent to the source region. While V_{CG} sweeps forward from -2 V to 0 V at a source-to-drain voltage (V_{SD}) of -1.2 V, the continuous interaction between charge carriers and potential barrier induces a PF loop, leading the device to switch to the on state through the latch-up

phenomenon. Once the PF loop is activated, the on state is maintained until the charge carriers in the channel region are removed. To turn off the device via the latch-down phenomenon, it is necessary to eliminate the PF loop, which is achieved by applying a sufficient V_{CG} , defined as the latch-down voltage required to release charge carriers inside the channel region. The TG FBFET maintains the on state before eliminating the PF loop such that it has a memory window in the transfer curve.



Figure 2. Energy band diagram of TG FBFET for intrinsic channel, *n*-channel, and *p*-channel modes.

The transfer characteristics of the TG FBFET in a temperature range from -200 °C to 25 °C are shown in Figure 3a. A V_{SD} value of -1.2 V (V_{DS} = 1.2 V) and a V_{PG} value of 3.0 V (-3.0 V) were applied to operate the device in the *n*-channel (*p*-channel) mode. While sweeping V_{CG} from -3.0 V (3.0 V) to 0.0 V in the *n*-channel (*p*-channel) mode, an abrupt increase in the drain current occurs at V_{CG} , the latch-up voltage. Steep switchings are present at temperatures of -200 °C to 25 °C in both the *n*-channel and *p*-channel modes, as shown in Figure 3a. The values of subthreshold swings (SSs), defined as the minimum values of $\partial V_{CG}/\partial \log(I_{DS})$ in the *n*-channel (*p*-channel) mode, are 1.9, 2.0, 2.1, 2.9, and 6.6 mV/dec (2.1, 2.4, 4.2, 7.2, and 6.3 mV/dec) at temperatures of 25, 0, -25, -100, and -200 °C, respectively. Although the SS values decrease with decreasing temperature, they are still lower than those of other steep-switching devices [19-21]. As the temperature decreases, the latch-up voltage shifts toward 0 V in both the *n*-channel and *p*-channel modes, indicating that the PF loop was formed later. The formation of the PF loop depends not only on the number of charge carriers injected into the channel by V_{CG} , but also on the number of accumulated charge carriers within the potential well through diffusion. At low temperatures, the thermal energy is insufficient to fully activate acceptors in the *p*-doped drain region and donors in the *n*-doped source region, which is particularly pronounced in heavily doped Si [22,23]. Considering a heavily doped source/drain of 1×10^{20} cm⁻³, the ionization rate of the dopants in the source and drain regions decreases significantly as the temperature decreases, and as a result, the amount of charge carriers injected into the channel also decreases significantly. Moreover, a decrease in thermal velocity at low temperatures leads to a decrease in the diffusion current, thereby reducing the accumulation



Figure 3. Transfer characteristics of TG FBFET in the *n*-channel and *p*-channel modes at (**a**) low and (**b**) high temperatures. Dependence of (**c**) latch-up/down voltages and (**d**) memory window on temperature change.

Figure 3b shows the transfer characteristics of the TG FBFET at temperatures ranging from 25 °C to 280 °C. Here, the sweep of $|V_{CG}|$ starts at 15 V, because the TG FBFET at temperatures above 200 °C attains the normally on state under the condition of the $|V_{CG}|$ at low temperatures. Nevertheless, the TG FBFET is in the normally on state at 280 $^\circ$ C in the *n*-channel mode. By contrast, the SS values are maintained in a range of 1.4~3.3 mV/dec even at high temperatures. According to a previous study [24], charge carriers with high kinetic energies can surpass the potential barriers formed in the channel region at high temperatures. This leads to the injection of charge carriers from the source or drain regions into the channel region, thereby activating a thermally induced PF loop. To maintain the off state, a large voltage $|V_{CG}|$ is required to increase the initial height of the potential barrier that blocks the charge carriers. In contrast to the operation of the TG FBFET at low temperatures, a PF loop occurs more rapidly owing to the thermal stimulation and generation of charge carriers at high temperatures. The latch-up voltage in the *n*-channel mode shifts from -1.01 V to -11.01 V as the temperature increases from 25 °C to 240 °C. By contrast, the latch-up voltage in the *p*-channel mode shifts from 1.34 V to 10.45 V as the temperature increases from 25 $^{\circ}$ C to 280 $^{\circ}$ C. Despite the high potential barrier formed by the $|V_{CG}|$ of 15 V, thermally stimulated charge carriers are injected in the drain region for the *n*-channel mode and in the source region for the *p*-channel mode, and then, accumulate in the potential well for holes (electrons), resulting in a reduction in the potential barrier for electrons (holes) under CG. Additionally, thermally generated electrons and holes further reduce the potential barrier, promoting the PF loop; the thermally generated electron-hole mechanism will be discussed later. Figure 3c shows the latch-up/down voltage shifts that occurred positively (negatively) in the *p*-channel (*n*-channel) modes. The memory window, which is defined as the difference between the latch-up and latch-down voltages, widens at high temperatures, as shown in Figure 3d. As the temperature increases from -200 °C to 280 °C, the concentration of charge carriers in the channel region increases exponentially, which contributes to maintaining a PF loop such that a larger $|V_{CG}|$ is required to eliminate this loop. Thus, the latch-down voltage shifts in the more negative (positive) direction in the *n*-channel (*p*-channel) mode; consequently, a higher temperature creates a wider memory window. At a temperature of 85 °C, the memory windows are 3.05 V and 1.42 V for the *n*-channel and *p*-channel modes, respectively. By contrast, open memory windows become apparent in the *n*-channel mode at temperatures above 200 °C and in the *p*-channel mode at a temperature of 280 °C.

Figure 4 shows the thermal generation mechanism of the TG FBFET. In the *p*-channel mode, the potential barriers and wells are induced in the energy band in the form of a $p^+-p^*-n^*-p^*-n^+$ structure that prevents the flow of electrons and holes, as shown in Figure 4a. The built-in potential voltage (V_{bi}) of the isotype junction (J_1) is formed between the drain and p^* regions. The p^* region electrostatically doped with negative V_{PG} is expressed by (1):

$$V_{\rm bi} = \frac{kT}{q} \ln \frac{N_{\rm A}}{N_{\rm A}^*} \tag{1}$$

where N_A is the acceptor concentration in the drain region and N_A^* is the electrostatic doping concentration in the p^* region. Owing to the logarithmic dependence of V_{bi} on the doping concentration, the potential barrier between the drain and p^* regions has a negligible effect on the flow of holes from the drain to the p^* regions. Accordingly, the drain extends to the p^+-p^* region in p-channel mode. When a 20sitive voltage is applied to V_{DS} , a reverse-biased junction (J₃) is induced between the n^* region under CG and the p^* region under PG adjacent to the source region. In a classical p-n junction diode, the reverse leakage current, which is the sum of the saturation current and thermal generation current, is governed by diffusion and carrier generation mechanisms [25]. In this case, the diffusion component, referred to as the saturation current (I_{S}), is given by (2):

$$I_{S} = qAn_{i}^{2} \left(\frac{D_{p}}{W_{n^{*}}N_{D}} + \frac{D_{n}}{W_{p^{*}}N_{A}} \right)$$

$$\tag{2}$$

where *A* is the junction area, n_i is intrinsic carrier concentration, D_n is the electron diffusion coefficient, D_p is the hole diffusion coefficient, W_{n^*} is the width of the n^* region, and W_{p^*} is the width of the p^* region. The intrinsic carrier concentration and diffusion coefficients are significantly influenced by temperature, indicating that the saturation current depends on the temperature change. Another component of the reverse leakage current is the thermal generation of electrons and holes through defects in the depletion region [26]. The thermal generation current (I_{gen}) in the depletion region can be expressed as

$$g_{\rm th} \cong \frac{n_i}{2\tau_0} \tag{3}$$

$$I_{\rm gen} = qAg_{\rm th}W_{\rm d} \tag{4}$$

where g_{th} is the thermal generation rate, τ_0 is the minority carrier lifetime, and W_d is the depletion width. At high temperatures, the high intrinsic carrier concentration and short minority carrier lifetime rapidly increase the thermal generation current [26]. Unlike a classical *p*-*n* diode, in the *p*-channel mode, electrons in the reverse leakage current are blocked by the potential barrier formed in J₂ and accumulate in the potential well formed in the *n** region, whereas holes are blocked by the potential barrier formed in the *p** region. The accumulated charge carriers trigger perturbations in the energy level in both the *n** and *p** regions close to the source region, such that the PF loop occurs more rapidly. In the *n*-channel mode, the potential barriers and wells are built into the energy band in the form of a *p*⁺-*n**-*p**-*n**-*n*⁺ structure. With a mechanism identical to that of the *p*-channel mode, the source region extends to

the n^* - n^+ region in the *n*-channel mode. The negative voltage applied to V_{SD} induces a reverse-biased junction (J₆) between the p^* region under the CG and n^* region under the PG adjacent to the drain. The electrons and holes generated in J₆ accumulate in the potential wells formed in the n^* and p^* regions, respectively, causing perturbations in the corresponding energy levels.



Figure 4. Mechanism of thermal generation and accumulation of electrons and holes in (**a**) *p*-channel and (**b**) *n*-channel mode operations.

Contour maps of the electron–hole recombination and generation of the TG FBFET at various temperatures are shown in Figure 5a, where the negative and positive signs of the SRH recombination rate indicate the generation and recombination rates, respectively. The simulation results agree well with the thermal generation mechanism shown in Figure 4. The contour map of the *n*-channel mode at 280 °C represents high SRH recombination, indicating that the potential barrier collapses owing to the thermally induced PF loop. The electron–hole generation rates at J₃ for the *p*-channel mode and J₆ for the *n*-channel mode increase exponentially with increasing temperature, as shown in Figure 5b. Moreover, at high temperatures, the recombination rates increase at J₂ and J₄ in the *p*-channel mode (at J₅ and J₇ for the *n*-channel mode) because the electrons and holes have sufficient kinetic energy to surpass the potential barrier, so that they recombine at the drain and source regions. This also accounts for the extensions of the drain and source described above.

To investigate the effect of temperature on the distribution of carriers in TG FBFETs, we analyzed the electron and hole concentrations in the intrinsic channel in the off state. Here, the electron and hole concentrations in the off state represent the thermally generated charge carriers. Charge carrier accumulation due to the high thermal energy in the *p*channel mode was confirmed by the electron and hole concentrations shown in Figure 6a,b. The electron concentration in the potential well under the CG increases rapidly from 1.45×10^{-8} cm⁻³ to 1.12×10^{19} cm⁻³ as the temperature increases from -200 °C to 280 °C. Similarly, the hole concentration increases from 1.35×10^3 cm⁻³ to 7.34×10^{18} cm⁻³ in the potential well under the PG close to the source region. Moreover, in the *n*-channel mode, a potential well for holes is formed in the CG and a potential well for electrons is formed in the PG close to the drain region, because the polarity of V_{PG} is opposite to that of the *p*-channel mode. As shown in Figure 6c,d, the electron concentration increases from 0.37×10^2 cm⁻³ to 6.91×10^{18} cm⁻³, while the hole concentration increases from 0.47×10^2 cm⁻³ to 1.01×10^{19} cm⁻³, with temperature increases from -200 °C to 240 °C. When the temperature is 280 °C, the high concentrations of electrons and holes throughout the channel indicate that the channel becomes conductive due to the collapse of the potential barrier caused by the thermally induced PF loop. Figure 6b,c show that the holes (electrons) from the drain (source) region injected via isotype junctions J_1 (J_8), as shown in Figure 4, contribute to the increase in the hole (electron) concentration in the *p*-channel (*n*-channel) mode in the channel region under the PG close to the drain (source) region.



Figure 5. (a) Contour map of electron–hole generation in *p*-channel and *n*-channel modes at various temperatures. (b) Electron–hole generation rate at J_3 for *p*-channel mode and J_6 for *n*-channel mode.



Figure 6. Carrier concentrations in channel region with increasing temperature. For *p*-channel mode, (**a**) electron concentration under CG, (**b**) hole concentration under PG. For *n*-channel mode, (**c**) electron concentration under PG, (**d**) hole concentration under CG.

4. Conclusions

In this study, we examined the effect of temperature on the operation mechanism of a TG FBFET through a TCAD simulation. The variations in the electrical characteristics of TG FBFETs over a wide temperature range from -200 °C to 280 °C are caused by the promotion and delay of PF loop occurrence. The promotion of the PF loop at high temperatures occurs via a thermal generation mechanism inside the channel. As the number of thermally generated carriers inside the channel increases, the potential barrier decreases; consequently, the latch-up voltage shifts negatively (positively) in the *n*-channel (*p*-channel) mode. By contrast, the decrease in the carrier concentration in the channel at low temperatures is responsible for the delay in the occurrence of the PF loop. The TG FBFET exhibits steep-switching characteristics with *SS* values of less than 6.6 mV/dec for the *n*-channel mode (7.2 mV/dec for the *p*-channel mode), regardless of the temperature. Moreover, the TG FBFET operates normally even in the range of -200~240 °C without failure, indicating its high reliability.

Author Contributions: Conceptualization, T.P., K.C. and S.K.; Methodology, T.P., K.C. and S.K.; Validation, T.P. and K.C.; Formal Analysis, T.P.; Investigation, T.P. and K.C.; Writing—Original Draft Preparation, T.P.; Writing—Review and Editing, K.C. and S.K.; Visualization, T.P., K.C. and S.K.; Supervision, S.K.; Funding Acquisition, S.K. All authors have read and agreed to the published version of the manuscript.

Funding: This research was partly supported by the Brain Korea 21 Plus Project, a National Research Foundation of Korea (NRF) grant funded by the Korean government (MSIT) (RS-2023-00260876, 2022M3I7A3046571, 2020R1A2C3004538), Samsung Electronics (IO201223-08257-01), and the Korea University Grant.

Data Availability Statement: The data supporting the findings of this study are accessible upon request from the corresponding author.

Conflicts of Interest: The authors declare no conflicts of interest.

References

- Sebastian, A.; Le Gallo, M.; Khaddam-Aljameh, R.; Eleftheriou, E. Memory devices and applications for in-memory computing. *Nat. Nanotechnol.* 2020, 15, 529–544. [CrossRef] [PubMed]
- Verma, N.; Jia, H.; Valavi, H.; Tang, Y.; Ozatay, M.; Chen, L.-Y.; Zhang, B.; Deaville, P. In-memory computing: Advances and prospects. *IEEE Solid-State Circuits Mag.* 2019, 11, 43–55. [CrossRef]
- 3. Ielmini, D.; Pedretti, G. Device and circuit architectures for in-memory computing. Adv. Intell. Syst. 2020, 2, 2000040. [CrossRef]
- Roy, K.; Chakraborty, I.; Ali, M.; Ankit, A.; Agrawal, A. In-memory computing in emerging memory technologies for machine learning: An overview. In Proceedings of the ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, USA, 20–24 July 2020; pp. 1–6.
- Bavikadi, S.; Sutradhar, P.R.; Khasawneh, K.N.; Ganguly, A.; Pudukotai Dinakarrao, S.M. A review of in-memory computing architectures for machine learning applications. In Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI), Virtual Event. 7–9 September 2020; pp. 89–94.
- 6. Huang, X.; Liu, C.; Jiang, Y.-G.; Zhou, P. In-memory computing to break the memory wall. *Chin. Phys. B* 2020, 29, 078504. [CrossRef]
- Wang, Y.; Tang, H.; Xie, Y.; Chen, X.; Ma, S.; Sun, Z.; Sun, Q.; Chen, L.; Zhu, H.; Wan, J. An in-memory computing architecture based on two-dimensional semiconductors for multiply-accumulate operations. *Nat. Commun.* 2021, *12*, 3347. [CrossRef] [PubMed]
- Yin, X.; Chen, X.; Niemier, M.; Hu, X.S. Ferroelectric FETs-based nonvolatile logic-in-memory circuits. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* 2018, 27, 159–172. [CrossRef]
- 9. Shirinzadeh, S.; Soeken, M.; Gaillardon, P.-E.; Drechsler, R. Logic synthesis for RRAM-based in-memory computing. *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.* 2017, 37, 1422–1435. [CrossRef]
- 10. Matsunaga, S.; Hayakawa, J.; Ikeda, S.; Miura, K.; Hasegawa, H.; Endoh, T.; Ohno, H.; Hanyu, T. Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions. *Appl. Phys. Express* **2008**, *1*, 091301. [CrossRef]
- 11. Papandroulidakis, G.; Vourkas, I.; Abusleme, A.; Sirakoulis, G.C.; Rubio, A. Crossbar-based memristive logic-in-memory architecture. *IEEE Trans. Nanotechnol.* 2017, *16*, 491–501. [CrossRef]
- 12. Ren, F.; Markovic, D. True energy-performance analysis of the MTJ-based logic-in-memory architecture (1-bit full adder). *IEEE Trans. Electron Devices* **2010**, *57*, 1023–1028.

- 13. Park, Y.-S.; Lim, D.; Son, J.; Jeon, J.; Cho, K.; Kim, S. Inverting logic-in-memory cells comprising silicon nanowire feedback field-effect transistors. *Nanotechnology* **2021**, *32*, 225202. [CrossRef] [PubMed]
- 14. Son, J.; Cho, K.; Kim, S. New ternary inverter with memory function using silicon feedback field-effect transistors. *Sci. Rep.* 2022, 12, 12907. [CrossRef] [PubMed]
- 15. Lee, J.; Cha, M.; Kwon, M.-W. Charge Trap Flash structure with Feedback Field Effect Transistor for Processing in Memory. J. Semicond. Technol. Sci. 2023, 23, 295–302. [CrossRef]
- 16. Jeon, J.; Woo, S.; Cho, K.; Kim, S. Logic and memory functions of an inverter comprising reconfigurable double gated feedback field effect transistors. *Sci. Rep.* **2022**, *12*, 12534. [CrossRef] [PubMed]
- 17. Kumar, A.; Viscardi, L.; Faella, E.; Giubileo, F.; Intonti, K.; Pelella, A.; Sleziona, S.; Kharsah, O.; Schleberger, M.; Di Bartolomeo, A. Temperature dependent black phosphorus transistor and memory. *Nano Express* **2023**, *4*, 014001. [CrossRef]
- 18. Di Bartolomeo, A.; Kumar, A.; Durante, O.; Sessa, A.; Faella, E.; Viscardi, L.; Intonti, K.; Giubileo, F.; Martucciello, N.; Romano, P. Temperature-dependent photoconductivity in two-dimensional MoS2 transistors. *Mater. Today Nano* **2023**, *24*, 100382. [CrossRef]
- 19. Kamaei, S.; Liu, X.; Saeidi, A.; Wei, Y.; Gastaldi, C.; Brugger, J.; Ionescu, A.M. Ferroelectric gating of two-dimensional semiconductors for the integration of steep-slope logic and neuromorphic devices. *Nat. Electron.* **2023**, *6*, 658–668. [CrossRef]
- Pang, C.-S.; Han, S.-J.; Chen, Z. Steep slope carbon nanotube tunneling field-effect transistor. *Carbon* 2021, *180*, 237–243. [CrossRef]
 Malvika; Choudhuri, B.; Mummaneni, K. A review on a negative capacitance field-effect transistor for low-power applications. *J. Electron. Mater.* 2022, *51*, 923–937. [CrossRef]
- 22. Foty, D.P. Impurity ionization in MOSFETs at very low temperatures. Cryogenics 1990, 30, 1056–1063. [CrossRef]
- 23. Kuźmicz, W. Ionization of impurities in silicon. Solid-State Electron. 1986, 29, 1223–1227. [CrossRef]
- 24. Park, T.; Lee, J.; Son, J.; Jeon, J.; Shin, Y.; Cho, K.; Kim, S. Temperature-Dependent Electrical Characteristics of p-Channel Mode Feedback Field-Effect Transistors. *IEEE Access* 2022, *10*, 101458–101464. [CrossRef]
- 25. Riordan, M.; Hoddeson, L. Origins of the pn junction. IEEE Spectr. 1997, 34, 46–51. [CrossRef]
- Dimitrijev, S. P-N Juntion. In *Principles of Semiconductor Devices*, 2nd ed.; Oxford University Press: New York, NY, USA, 2012; pp. 194–206.

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.