



## Article

# Superior High Transistor's Effective Mobility of 325 cm<sup>2</sup>/V-s by 5 nm Quasi-Two-Dimensional SnON nFET

Pheiroijam Pooja, Chun Che Chien and Albert Chin \*

Department of Electronics Engineering, National Yang Ming Chiao Tung University, Hsinchu 300, Taiwan

\* Correspondence: achin@nycu.edu.tw; Tel.: +886-3-5731841

**Abstract:** This work reports the first nanocrystalline SnON (7.6% nitrogen content) nanosheet n-type Field-Effect Transistor (nFET) with the transistor's effective mobility ( $\mu_{\text{eff}}$ ) as high as 357 and 325 cm<sup>2</sup>/V-s at electron density ( $Q_e$ ) of  $5 \times 10^{12}$  cm<sup>-2</sup> and an ultra-thin body thickness ( $T_{\text{body}}$ ) of 7 nm and 5 nm, respectively. At the same  $T_{\text{body}}$  and  $Q_e$ , these  $\mu_{\text{eff}}$  values are significantly higher than those of single-crystalline Si, InGaAs, thin-body Si-on-Insulator (SOI), two-dimensional (2D) MoS<sub>2</sub> and WS<sub>2</sub>. The new discovery of a slower  $\mu_{\text{eff}}$  decay rate at high  $Q_e$  than that of the SiO<sub>2</sub>/bulk-Si universal curve was found, owing to a one order of magnitude lower effective field ( $E_{\text{eff}}$ ) by more than 10 times higher dielectric constant ( $\kappa$ ) in the channel material, which keeps the electron wave-function away from the gate-oxide/semiconductor interface and lowers the gate-oxide surface scattering. In addition, the high  $\mu_{\text{eff}}$  is also due to the overlapped large radius s-orbitals, low 0.29  $m_0$  effective mass ( $m_e^*$ ) and low polar optical phonon scattering. SnON nFETs with record-breaking  $\mu_{\text{eff}}$  and quasi-2D thickness enable a potential monolithic three-dimensional (3D) integrated circuit (IC) and embedded memory for 3D biological brain-mimicking structures.

**Keywords:** high mobility; thin-film transistors; SnON; SnO<sub>2</sub>; density functional theory



**Citation:** Pooja, P.; Chien, C.C.; Chin, A. Superior High Transistor's Effective Mobility of 325 cm<sup>2</sup>/V-s by 5 nm Quasi-Two-Dimensional SnON nFET. *Nanomaterials* **2023**, *13*, 1892. <https://doi.org/10.3390/nano13121892>

Academic Editor: Krisztian Kordas

Received: 25 May 2023

Revised: 8 June 2023

Accepted: 19 June 2023

Published: 20 June 2023




**Copyright:** © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction

Modern processors, with over 100 billion transistors, are among the most complex systems. To meet the ever-changing demand for small and high-performance devices, processor transistor density and performance must be increased. Therefore, Moore's law must be preserved, i.e., the Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) must continue shrinking in size. The conventional MOSFET is a surface channel device. In long-channel conventional MOSFETs technology, the characteristics of the transistor were at par with the essential speed as well as power requirements. In this era of electronics, power saving and low leakage are more crucial compared to an increase in speed. The drive current rises with the new generation of transistor. However, there is also a tremendous enhancement in the subthreshold leakage current, which results in an increase in the power consumption [1]. Moreover, in FETs with a small channel length, the depletion regions underneath the source and drain cause degraded FET's off-state leakage ( $I_{\text{OFF}}$ ), poor sub-threshold slope (SS), and threshold voltage ( $V_T$ ) reduction by drain-induced barrier lowering. To overcome those short-channel effects, a thin body thickness ( $T_{\text{body}}$ ) Si-on-Insulator (SOI) was invented. The SOI can use a substrate bias to improve the gate electrostatic control on channel carriers. When transistor sizes grew smaller in conventional planar MOSFETs with a 1.2 nm SiO<sub>2</sub> gate oxide, the market required a significant innovation to retain performance while limiting short channel effects and power in advanced technologies, as the DC leakage in SiO<sub>2</sub> is intolerably high. It was necessary to create a gate dielectric that could be substituted with SiO<sub>2</sub>, one that was thick enough to block direct electron tunneling through it but permeable enough to allow the electric field of the gate to enter the channel. Therefore, the solution was to use high dielectric-constant (high- $\kappa$ ) dielectric, which is a dielectric material that has a higher dielectric permittivity than SiO<sub>2</sub>.

Although the use of high- $\kappa$  dielectrics with metal gates increased the lifetime of planar MOSFET by decades, it became necessary to introduce new devices beyond the 28 nm technology node to address the problems with traditional MOSFET [2]. Tremendous efforts have been made to reduce oxide thickness ( $t_{ox}$ ) and increase  $\epsilon_{ox}$  to further decrease the gate length while retaining sufficient gate controllability. Yet, the Si  $T_{body}$  of SOI requires continuously thinning down to improve the short channel effects, which cause a technology challenge. One simple solution is to form the three-dimensional FinFET that has an even thinner Si Fin down to 6 nm  $T_{body}$  thickness. Both the sidewalls and top surface of Fin are covered by gate oxide and metal gate, which have better gate electrostatic control of the channel carriers than SOI. Therefore, the FinFET has been applied to 22 to 3 nm technology nodes rather than using SOI. Figure 1 shows the FET's technology flow. The figure shows the bulk MOSFET, SOI MOSFET, and three-dimensional FinFET.



**Figure 1.** The evolution of device structure from (a) planar MOSFET on bulk Si wafer, (b) planar MOSFET ultra-thin body SOI, and (c) 3D FinFET.

The continuous downscaling decreases the transistor's source and drain distance and causes lowered drain voltage ( $V_D$ ) and power consumption of  $V_D I_D / 2$ , where  $I_D$  is the drain current. The ultimate  $V_D$  downscaling is limited by the voltage drop in the sub-threshold region, which has an idea SS of 60 mV/dec. Although the SS can be improved by using the charges in ferroelectric gate dielectric [3], the relatively large thickness and crystallized high- $\kappa$  gate dielectric are the major concerns to integrate into highly scaled FinFET and nanosheet FET. On the other hand, a high  $V_D$  is required to deliver enough output power for wireless communication [4]. The highly scaled FinFET and nanosheet FET cannot sustain the high  $V_D$  that will cause the device to break down. Fortunately, the Vacuum Nano-Triode device in the Nothing-On-Insulator (NOI) configuration may overcome this challenge by operating at a relatively high  $V_D$  [5,6]. This transistor showed excellent performance up to 4 THz, which is crucial for sixth-generation (6G) wireless communication. For logic application, further research and development to lower the  $V_D$  and  $V_G$  to less than 1 V is required for an NOI transistor.

Nanosheet transistors are the best solution to overcome these challenges of FinFET scaling, enabling higher drive currents [7,8]. The nanosheet FETs are suitable for high computing needs due to their compatibility with various single-crystal materials such as Si, SiGe, two-dimensional (2D) MoS<sub>2</sub> and WS<sub>2</sub>, among others. The downscaling of Si nanosheet complementary FET is planned to 1 nm node, but further shrinking of the device is limited by the implementation of 2D materials and hyper-numerical-aperture (NA) extreme-ultraviolet (EUV) lithography. Unfortunately, there is no known solution to form a defect-free and uniform monolayer 2D material over the 12-inch wafer. The rapidly increasing cost and huge power consumption are the major bottlenecks to realizing a hyper-EUV lithography system. Those downscaling barriers may be overcome by the monolithic three-dimensional (3D) structure [9–11] that mimics the bio-brain. In addition, monolithic 3D integrated circuits (ICs) can provide better performance of higher operating frequencies and lower power consumption than their 2D counterparts [10]. Yet the poor  $\mu_{eff}$  for a transistor made on the backend dielectric of an IC is the basic challenge. Previously,

we reported on the high field-effect mobility ( $\mu_{FE}$ ) of SnO<sub>2</sub> [9,12,13] and SnON FET [14], but the  $\mu_{eff}$  is the required important data for transistors. The  $\mu_{eff}$  can give crucial information on electron-scattering mechanisms over the wide range of inversion charge ( $Q_e$ ). The  $Q_e$  or gate voltage ( $V_G$ )-dependent  $\mu_{eff}$  is also essential for device modeling used for IC design. In this report, we measure the transistor output current over a wide range of  $V_G$ , equivalent to a  $Q_e$  close to  $1 \times 10^{13} \text{ cm}^{-2}$ , to analyze the device-scaling mechanism. The major findings beyond our previous published paper [14] are the much lower  $\mu_{eff}$  decay rate at high  $E_{eff}$  than SiO<sub>2</sub>/Si, high- $\kappa$ /InGaAs, high- $\kappa$ /2D MoS<sub>2</sub> nFETs, etc. This is the new discovery that was never reported in any FET device. In order to deliver a high transistor output current for an FET and drive the IC speed quickly, preserving the high  $\mu_{eff}$  at a high  $Q_e$  is critical. The physical limitation of a MOSFET is that the  $\mu_{eff}$  degrades monotonically with increasing charge density. However, the MOSFET must be biased at high charge density to deliver a high output current. For the first time, this fundamental restriction is overcome by using a higher  $\kappa$  and high  $\mu_{eff}$  channel. The nanocrystalline SnON n-type FET (nFET) has a  $\mu_{eff}$  value as high as  $325 \text{ cm}^2/\text{V}\cdot\text{s}$  at  $5 \times 10^{12} \text{ cm}^{-2}$  electron density ( $Q_e$ ) and 5 nm nanosheet body thickness ( $T_{body}$ ). At the same  $T_{body}$ , this  $\mu_{eff}$  is significantly higher than single-crystalline Si, InGaAs, 2D MoS<sub>2</sub>, 2D WS<sub>2</sub> and 2D WSe<sub>2</sub>. The high  $\mu_{eff}$  is due to the  $>10\times$  higher  $\kappa$  value of SnO<sub>2</sub> than other semiconductor materials of Si, GaAs, InP, GaN and SiC, which can lower the channel effective field ( $E_{eff}$ ) by  $>10\times$  even at high  $Q_e$ . In addition, the small  $0.29 m_0$  effective mass ( $m_e^*$ ), large overlapped s-orbitals and low phonon scattering may also play important roles to increase the mobility, although the  $\mu_{eff}$  depends on both extrinsic and intrinsic scattering mechanisms and will be discussed in the following sessions. The N<sup>3-</sup> anions having a higher p orbital energy can move up the valance band ( $E_V$ ) from first-principle QM calculation, and the oxygen vacancy levels ( $V_o$ ) residing in the channel layer are reduced to improve the  $\mu_{eff}$ . The 3D 400 °C process of SnON does not require a single crystal substrate; thus, the energy consumption is many orders of magnitude lower than today's single-crystal Si wafer. The record-high  $\mu_{eff}$  and quasi-2D thickness SnON nFET suggest potential monolithic three-dimensional (3D) and embedded dynamic random access memory (DRAM) to mimic the 3D bio-brain structure.

## 2. Materials and Methods

The bottom-metal-gate/high- $\kappa$ /[SnON or SnO<sub>2</sub>] nFETs were made by depositing a 50 nm TaN as the bottom gate using reactive sputtering. Then, a 45 nm high- $\kappa$  HfO<sub>2</sub> and 3 nm SiO<sub>2</sub> were deposited as a gate dielectric using an electron-beam evaporator and annealed at 400 °C in an oxygen environment for 30 min using a furnace. Furthermore, a SnON or SnO<sub>2</sub> channel layer were deposited by reactive sputtering using a Sn target (purity 99.99%) followed by post-annealing at 400 °C. The Sn sputter power, argon flow rate and process pressure are fixed at 30 W, 24 sccm and  $7.6 \times 10^{-3}$  torr, respectively. The O<sub>2</sub> flow rate is fixed at 20 sccm for the SnO<sub>2</sub> channel layer, while 7.6% nitrogen content (30 sccm of Nitrogen) was used for the deposition of the SnON channel layer. The source-drain electrodes of 80 nm thick Al were deposited and patterned using a thermal coater. The fabricated nFET has a channel length of 50  $\mu\text{m}$  and width of 500  $\mu\text{m}$ . The material properties of SnON and SnO<sub>2</sub> were studied using first-principle QM calculations [15]. The Broyden-Fletcher-Goldfarb-Shanno (BFGS) minimization technique has been used to optimize the crystal structure [16]. It was performed using the self-consistent field approach, which has a convergence precision of  $1 \times 10^{-8}$  eV/atom. This study made use of the generalized gradient approximation (GGA) with local density approximation plus the U (LDA + U) approach. The energy cutoff for enlarging the plane wave basis set was set at 430 eV, and the Brillouin zone was sampled using the Monkhorst-Pack k-point approach with the k-points ( $6 \times 6 \times 5$ ) [17]. The electrical characterization of the nFET device was analyzed using the HP4155B semiconductor parameter analyzer with the help of a probe station.

### 3. Results

Figure 2 displays the cross-sectional transmission electron microscopy (TEM) image of the 5 nm SnON/SiO<sub>2</sub>/HfO<sub>2</sub> stack on a Si substrate. A nanocrystalline uniform SnON layer of 5 nm ultra-thin thickness was observed. To enlarge the I<sub>ON</sub>, a gate insulator with high- $\kappa$  [18] HfO<sub>2</sub> was employed to reduce the operating voltage. Between the channel and gate dielectric, SiO<sub>2</sub> with 3 nm thickness was deposited to limit the remote phonon scattering occurring from the high- $\kappa$  gate dielectric [19].




Figure 2. TEM image of the 5 nm-SnON/SiO<sub>2</sub>/HfO<sub>2</sub> stack.

Using first-principle calculations based on density functional theory, the density of state (DOS) for SnO<sub>2</sub> and SnON were examined as shown in Figure 3a,b, respectively. For convenience of analysis, the valence band maximum (VBM) was adjusted to zero. The lower conduction states close to the conduction band minimum (CBM) in SnO<sub>2</sub> and SnON were primarily produced from Sn 5s orbitals [20], while the localized states immediately above the VBM in SnON had a predominance of N 2p character. The N states in the valence band, principally N 2p character, are the main cause of the bandgap reduction in SnON. SnO<sub>2</sub> and N<sub>2</sub>-doped SnO<sub>2</sub> have effective electron masses ( $m_e^*$ ) of 0.41  $m_0$  and 0.29  $m_0$ , respectively, where  $m_0$  is the free electron mass which is reported in our previous work [14]. The  $m_e^*$  for SnON is evidently smaller than SnO<sub>2</sub>, which could result in a larger  $\mu_{\text{eff}}$ .






Figure 3. (a) DOS of Sn in SnO<sub>2</sub> and (b) DOS of N in SnON calculated using first-principle density functional theory.

Figure 4a–c depict the transistor's drain current versus drain voltage ( $I_D$ – $V_D$ ) characteristics at various  $V_G$  for SnO<sub>2</sub> and SnON nFETs with  $T_{\text{body}}$  of 5 nm and 7 nm. A clear pinch-off and good current saturation were measured. The SnON nFETs displayed higher  $I_D$  compared to the control SnO<sub>2</sub> device. Because the metal gate/high- $\kappa$  was made at the same run with identical gate oxide capacitance, the only reason to cause a significantly higher  $I_D$  at the same  $V_G$ – $V_T$  of SnON nFET is due to the higher  $\mu_{\text{eff}}$ .



**Figure 4.**  $I_D$ – $V_D$  output characteristics for (a) TaN/HfO<sub>2</sub>/5 nm-SnO<sub>2</sub> nFET, (b) TaN/HfO<sub>2</sub>/5 nm-SnON nFET, and (c) TaN/HfO<sub>2</sub>/7 nm-SnON nFET.

Figure 5a,b display gate current versus gate voltage ( $I_G$ – $V_G$ ) and  $I_D$ – $V_G$  transfer characteristics at a  $V_D = 0.1$  V for SnON nFETs with  $T_{\text{body}}$  values of 5 and 7 nm, respectively. A large on-current/off-current ( $I_{\text{ON}}/I_{\text{OFF}}$ ) is achieved in 5 nm  $T_{\text{body}}$  thickness, which is important for IC application. For accurate  $\mu_{\text{eff}}$  extraction, a fat FET (long channel FET) [21] made in IC fabs must be used to lower the difference between physical and electrical gate length, where the source and drain depletion regions can decrease the electrical gate length. This is the reason why mA is used for the Y-axis rather than mA/ $\mu\text{m}$ .



**Figure 5.**  $I_G$ - $V_G$  and  $I_D$ - $V_G$  transfer characteristics for (a) TaN/HfO<sub>2</sub>/5 nm SnON nFET and (b) TaN/HfO<sub>2</sub>/7 nm SnON nFET; and (c)  $\mu_{eff}$  versus  $Q_e$  for 5 nm SnO<sub>2</sub> and SnON nFETs (The dashed lines are used to check the  $\mu_{eff}$  dependence on  $Q_e$ ).

The FET's scattering mechanism is further analyzed by the  $\mu_{eff}$  as a function of  $Q_e$ . The  $\mu_{eff}$  values of FET are calculated according to the conventional metal-oxide-semiconductor (MOS) FET model [22–24]:

$$\mu_{eff} = \frac{L_G}{W_G} \frac{dI_{DS}}{dV_{DS}} \frac{1}{C_{ox}(V_{GS} - V_T)} \quad (1)$$

where  $L_G$  and  $W_G$  are the length and width of the conducting channel, respectively, and  $C_{ox}$  is the gate-oxide capacitance. As shown in Figure 5c, at low to medium  $Q_e$ , the nFET's  $\mu_{eff}$  of SnO<sub>2</sub> is significantly lower than that of the SnON one. The SnO<sub>2</sub> nFET shows much faster  $\mu_{eff}$  degradation with increasing  $Q_e$ . Although the oxide charges in a high- $\kappa$  dielectric are responsible for lower  $\mu_{eff}$  than the conventional SiO<sub>2</sub> gate dielectric [25–28], such a  $\mu_{eff}$  reduction is most significant at high  $Q_e$  rather than at low  $Q_e$ . It is reported that the  $\mu_{eff}$  at low  $E_{eff}$  or  $Q_e$  is due to Coulomb scattering from charged impurities [24]. The potential reason for such a larger  $\mu_{eff}$  of SnON nFET than that of SnO<sub>2</sub> may be related to the lower charged  $V_o$ . By injecting non-oxide nitrogen anions, SnON can lower the defect trap densities. This allows for the removal or passivation of  $V_o$  through substitutional alloying with  $N^{3-}$  to improve the  $\mu_{eff}$ , as seen in Figure 6. Similar observations were also found with ZnON [29]. It is well known that the transition SiO<sub>x</sub> between Si and SiO<sub>2</sub> gives a positive fixed oxide charge, which is primarily due to structural  $V_o$  defects in the oxide

layer. Such a positive  $V_o$  charge close to the valence band in SnON may be lowered by an extra N-band, as shown in the DOS of Figure 3b.




Figure 6. Diagrammatic sketch of substitutional alloying of oxygen vacancy with nitrogen atoms.

Figure 7a further plots  $1/\mu_{eff}$  versus  $Q_e$ . The  $1/\mu_{eff}$  has a linear relationship with  $Q_e$ .

$$1/\mu_{eff} = kQ_e, \tag{2}$$

where  $k$  is the proportional constant. The inversely linear relationship between  $\mu_{eff}$  and  $Q_e$  is exactly the same as the  $\mu_{eff}$  dependence on ionized impurity concentrations [24]. This confirms that the charged  $V_o$  in  $SnO_2$  is the major reason to cause Coulomb scattering. The large slope in the low  $Q_e$  is related to charged  $V_o$  scattering in  $SnO_2$  that is lowered by adding  $N^{3-}$  anions. We further compare the  $\mu_{eff}$ - $Q_e$  dependence using Equation (2) for universal  $SiO_2$ /bulk-Si,  $SiO_2$ /Si-on-Insulator (SOI), high- $\kappa$ /SnO<sub>2</sub>, and high- $\kappa$ /SnON nFETs. As shown in Figure 7b,  $\mu_{eff}$  values as high as 357 and 325 cm<sup>2</sup>/V-s are achieved at  $Q_e$  of  $5 \times 10^{12}$  cm<sup>-2</sup> and  $T_{body}$  of 7 and 5 nm, respectively. At  $1 \times 10^{13}$  cm<sup>-2</sup>  $Q_e$ , an ultra-thin 5 and 7 nm thickness, the  $\mu_{eff}$  of high- $\kappa$ /SnON nFET is 85% and 95% of universal  $SiO_2$ /bulk-Si nFET. The  $\mu_{eff}$  scattering mechanism of  $SiO_2$ /bulk-Si nFET at low, medium, and high  $E_{eff}$  is due to Coulomb, phonon, and surface scattering, respectively. The universal  $\mu_{eff}$  of  $SiO_2$ /bulk-Si nFET depends on standard  $Q_e^{-0.3}$  in medium  $Q_e$ , which becomes  $Q_e^{-0.6}$  dependence at high  $Q_e$  to  $1 \times 10^{13}$  cm<sup>-2</sup>. However, the  $\mu_{eff}$  decay rate of high- $\kappa$ /SnO<sub>2</sub> and high- $\kappa$ /SnON nFETs at high  $Q_e$  is much slower than universal  $SiO_2$ /bulk-Si and thin-body SOI nFETs [30].




Figure 7. (a)  $1/\mu_{eff}$  versus  $Q_e$  plot for 5 nm SnO<sub>2</sub>, 5 nm SnON and 7 nm SnON nTFTs and (b)  $\mu_{eff}$  versus  $Q_e$  with different channel thickness of SnON nFET and comparison with universal nFETs (The dashed lines are used to fit and check the  $\mu_{eff}$  dependence on  $Q_e$ ).

To understand such abnormal slow  $\mu_{\text{eff}}$  dependence on  $Q_e$ , we further measured the dielectric constant,  $\kappa$  of 5 nm SnO<sub>2</sub>. Figure 8 shows the measured capacitance under various voltages at 1 kHz. The SnO<sub>2</sub> has a  $\kappa$  of 123, which is  $>10\times$  larger than major semiconductors of Si, GaAs, InP, GaN, SiC, etc. [31–35]. This high  $\kappa$  value is also close to the reported data in the literature [36]. The novel discovery  $\mu_{\text{eff}}$  dependence on  $Q_e^{-0.30}$  at a high  $Q_e$  range is due to the  $>10\times$  higher  $\kappa$  value to keep a high- $\kappa$ /SnON nFET at the medium  $E_{\text{eff}}$  range. Here, the  $E_{\text{eff}}$  is proportional to  $Q_e$ :

$$E_{\text{eff}} = \frac{|Q_{\text{semi}}|}{\epsilon_{\text{semi}}} = \frac{1}{\epsilon_{\text{semi}}} \left( \frac{|Q_e|}{n} + |N_{\text{dep}}| \right) \approx \frac{1}{\epsilon_{\text{semi}}} \left( \frac{|Q_e|}{n} \right) @ \text{high } Q_e, \quad (3)$$




Figure 8. C-V and I-V plot for Ni/SnO<sub>2</sub>/Ni capacitor.

The  $\epsilon_{\text{semi}}$  equals  $\epsilon_0\kappa$ , where  $\epsilon_{\text{semi}}$  and  $\epsilon_0$  are the permittivity of the semiconductor and free space, respectively.  $N_{\text{dep}}$  is the depletion charge of charged impurities in doped Si or charged  $V_o$  in major oxide semiconductors. The  $n$  factor in SiO<sub>2</sub>/bulk-Si is equal to 2 and 3 for nMOSFET and pMOSFET, respectively. This equation is basically Gauss's law. The Gauss law is one of Maxwell's equations [37], which cannot be changed in an ultra-thin  $T_{\text{body}}$  device. This is exactly the reason why this equation has been widely used for 2D material FETs [38]. The significantly much higher  $\kappa$  value than most of the commercial semiconductors of Si, GaAs, InP, GaN and SiC allows the channel electrons to keep a low  $E_{\text{eff}}$ . This in turn keeps the electron wave-functions in the conduction channel [39] away from the gate-oxide/semiconductor interface and decreases the gate-oxide surface scattering. The carrier transport in ultra-thin body or 2D materials is determined by both the intrinsic mobility of phonon scattering and Coulomb scattering from the charge impurities and defects, the extrinsic effects of remote phonon scattering from high- $\kappa$  dielectrics, and the surface roughness scattering from the oxide/semiconductor interfaces. For InGaAs nFET at a relatively thick  $T_{\text{body}}$  larger than 20 nm [40], the  $\mu_{\text{eff}}$  is dominated by intrinsic phonon scattering. Therefore, the  $\mu_{\text{eff}}$  of InGaAs nFET is higher than that of Si due to the smaller  $m_e^*$ . However, for a thin InGaAs  $T_{\text{body}}$  less than 20 nm, the extrinsic scattering of interface defects limits the  $\mu_{\text{eff}}$  [40]. In this report, the  $\mu_{\text{eff}}$  values of a thin  $T_{\text{body}}$  of 7 and 5 nm are still higher than those of a Si and InGaAs nFET. The reason can only be ascribed to the superb intrinsic property of  $>10\times$  smaller  $E_{\text{eff}}$  to lower the interface scattering, smaller  $m_e^*$ , and high phonon limited mobility. The device modeling of this record high  $\mu_{\text{eff}}$  nFET may be developed by future researchers, as such figures are typical for the past InGaAs FET [41–43] and 2D materials FETs [44,45].

It is important to notice that the  $\mu_{\text{eff}}$  values of SnON nFET are the highest values among all the oxide-based semiconductors. This is due to the smaller  $m_e^*$  and larger phonon energy ( $E_{\text{op}}$ ) [46], which lead to a high  $\mu_{\text{eff}}$ :

$$\mu_{\text{op}} \propto \frac{1}{\left(\frac{m_e^*}{m_0}\right)^{\frac{3}{2}}} \frac{\exp\left(\frac{E_{\text{op}}}{kT}\right) - 1}{\left(\frac{E_{\text{op}}}{kT}\right)^{\frac{1}{2}}} \quad (4)$$

The  $E_{\text{op}}$  is higher than ZnO, GaN, and SiC [47–50].

The total  $\mu_{\text{eff}}$  can be expressed as:

$$\frac{1}{\mu_{\text{total}}} = \frac{1}{\mu_{\text{intrinsic}}} + \frac{1}{\mu_{\text{extinsic}}} = \frac{1}{\mu_{V_0}} + \frac{1}{\mu_{\text{op}}} + \frac{1}{\mu_{\text{high-k}}} + \frac{1}{\mu_{\text{sr}}} \quad (5)$$

Here, the  $\mu_{V_0}$  is the FET's mobility that is limited by the charged  $V_0$ . This  $\mu_{V_0}$  is extremely important at low to medium  $Q_e$ , as shown in Figure 5c. In ultra-thin body 2D materials, the carrier transport is determined by phonon scattering from the dielectrics and Coulomb scattering from charged defects such as vacancies [51]. Ma and Jena et al. predicted that high- $\kappa$  dielectrics provide an effective screening of the charge impurities, leading to high Coulomb-limited mobility [52]. Moreover, owing to the low formation energy of the chalcogen vacancy, a large amount of sulfur vacancies is commonly observed in synthesized 2D MoS<sub>2</sub>, which can induce short-range scattering and degrade carrier mobility [53]. Thus, Equation (4) is also derived for 2D systems. In addition, the excellent matching of Equation (4) with measurements is also reported for SnO<sub>2</sub> nFET with a 5 nm channel thickness [46].

The radius of the s-orbital increases with the increasing principle quantum number  $n$  with  $n^2$  dependence, so the overlapping s-orbitals are stronger for SnO<sub>2</sub> than for ZnO [20]. The theoretical background of high mobility in a metal-oxide semiconductor is due to the overlapped s-orbitals [54]. The larger s-orbitals and the stronger overlapping of electron clouds lead to high mobility. We have earlier reported that in SnON, the localized states just above the valence band maximum (VBM) have a predominant N 2p character and the lower conduction states near the conduction band minimum (CBM) were mostly derived from Sn 5s orbitals, which results in high electron mobility in SnON [14]. This explains why the mobility of SnON nFET is significantly larger than that of ZnO.

Table 1 compares the device performances. The wide energy bandgap ( $E_G$ ) nanocrystalline SnON nFET has the highest  $\mu_{\text{eff}}$  among single-crystal Si, InGaAs, 2D MoS<sub>2</sub>, and 2D WS<sub>2</sub>. It is noticed that the next 2 nm node commercial nanosheet nFET will use single-crystalline Si with a  $T_{\text{body}}$  of 7 nm, since the  $\mu_{\text{eff}}$  decreases with decreasing  $T_{\text{body}}$  with a  $T_{\text{body}}^6$  dependence [55]. The  $\mu_{\text{eff}}$  of high- $\kappa$ /SnON nFETs is 2.7 times higher than that of Si nFET at the same 5 nm  $T_{\text{body}}$ , which could be used for downscaling the nanosheet  $T_{\text{body}}$ . The wide- $E_G$  SnON also leads to large  $I_{\text{ON}}/I_{\text{OFF}}$ , as shown in Figure 5a.

**Table 1.** Comparisons of 2D semiconductor performances with our present work at  $Q_e$  of  $5 \times 10^{12} \text{ cm}^{-2}$ .

Semiconductor Material	$E_G$ (eV)	$m_{\text{eff}}$ ( $m_0$ )	Dielectric Const. $\kappa$	$\mu_{\text{eff}}$ ( $\text{cm}^2/\text{V-s}$ ) @5 nm
SnON (this work)	~3.3	~0.29	123	325
Si [38]	1.12	1.08	11.7	120
MoS <sub>2</sub> [38]	1.8	~0.5	4~8 (2~5 layers)	184
WS <sub>2</sub> [38]	1.4	0.33	-	234
InGaAs [38]	0.75	0.042	12.9	200

The searching for high  $\mu_{\text{eff}}$  material nFET leads to extensive research on high-mobility InGaAs nMOSFET [41]. The reason why the material failed to be implemented into manufacture is due to the relatively inferior oxide/semiconductor interface, which caused  $\mu_{\text{eff}}$  degradation in thin  $T_{\text{body}}$  rather than the enhanced tunneling. For a  $T_{\text{body}}$  value less than 20 nm, the  $g_m$  and  $g_m/T_{\text{body}}$  of Si FinFET are still better than those of InGaAs FinFET [40]. In the InGaAs FET [40–42] and 2D material FET [56] evolution, a long gate length device was first made to investigate the intrinsic property, such as  $\mu_{\text{eff}}$ ,  $I_{\text{on}}/I_{\text{off}}$  and SS. The downscaling of InGaAs nFET took a decade-long study, until the  $\mu_{\text{eff}}$  degraded fast with decreasing ultra-thin  $T_{\text{body}}$ . After the record-high  $\mu_{\text{eff}}$  is reported, researchers and engineers in IC fabs will follow up to study the small gate length devices and the potential to be implanted in the gate all around (GAA) nanosheet FET.

Because the remarkably high  $\mu_{\text{eff}}$  SnON nFET is the new data, there is no modeling on the experimental data reported so far. In the scientific field of semiconductor devices, the experiments are carried out before mobility modeling. The modeling work following experiments can be evident from past high-mobility InGaAs nFET development. The superb  $\mu_{\text{eff}}$  in a 5 nm ultra-thin  $T_{\text{body}}$  will attract modeling experts in the future works. It is well known that the device modeling is developed after MOSFET fabrication in the IC industry, such as the widely used Berkeley Short-channel IGFET Model (BSIM). In this model, there are many fitting parameters to be measured experimentally in addition to physically based equations. As the devices become smaller in each technology node by Moore's law, new versions of device models are developed to accurately reflect the transistor's behavior. Therefore, the BSIM model has changed continuously for the past three decades. Such device modeling requires years of experience from both academic and IC fabs' team works, which is beyond our group's capability. Similar device modeling followed by this record-high  $\mu_{\text{eff}}$  nFET may be developed later by theoreticians, as these results are typical for the past InGaAs FET [40–43] and 2D materials FETs [44,45].

#### 4. Conclusions

In this work, we demonstrated record-high  $\mu_{\text{eff}}$  5 nm  $T_{\text{body}}$  nFETs, made on IC's backend for monolithic 3D usage. For the first time, the  $\mu_{\text{eff}}$  of  $325 \text{ cm}^2/\text{V}\cdot\text{s}$  at  $5 \times 10^{12} \text{ cm}^{-2}$   $Q_e$  is 2.7 times higher than that of Si nFET at the same  $T_{\text{body}}$  of 5 nm. This was achieved using a wide- $E_G$  5 nm quasi-2D SnON channel processed at 400 °C. Such a high FET's  $\mu_{\text{eff}}$  is due to the smaller  $0.29 m_0$ , overlapped large-radius s-orbitals, and low polar optical phonon scattering. In addition, a smaller  $\mu_{\text{eff}}$  decay rate than  $\text{SiO}_2/\text{bulk-Si}$  nFET at high  $Q_e$  was found, owing to the  $<10\times E_{\text{eff}}$  by  $>10\times$  higher  $\kappa$  value. The record-high  $\mu_{\text{eff}}$  SnON nFETs formed on IC's backend signal empowering technology for monolithic 3D ICs.

**Author Contributions:** P.P. was responsible for the simulation and writing, C.C.C. conducted the experiments; A.C. was the principal investigator (PI) and monitored the project. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was funded by the National Science and Technology Council of Taiwan, project no. 110-2221-E-A49-137-MY3.

**Data Availability Statement:** The data presented in this study are available on request from the corresponding author. The data are not publicly available due to privacy.

**Acknowledgments:** We would like to thank the National Yang Ming Chiao Tung university nano facility center for providing the laboratory instruments.

**Conflicts of Interest:** The authors declare no conflict of interest.

## References

1. Bohr, M.T.; Chau, R.S.; Ghani, T.; Mistry, K. The high-k solution. *IEEE Spectr.* **2007**, *44*, 29–35. [[CrossRef](#)]
2. Wong, H.S.P. Beyond the conventional transistor. *Solid-State Electron.* **2005**, *49*, 755–762. [[CrossRef](#)]
3. Cheng, C.H.; Chin, A. Low-voltage steep turn-on p-MOSFET using ferroelectric high- $\kappa$  gate dielectric. *IEEE Electron Device Lett.* **2014**, *35*, 274–276. [[CrossRef](#)]
4. Chang, T.; Kao, H.L.; Chen, Y.J.; Liu, S.L.; McAlister, S.P.; Chin, A. A CMOS-compatible, high RF power, asymmetric-LDD MOSFET with excellent linearity. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 15–17 December 2008; pp. 457–460.
5. Ravariu, C. Vacuum nano-triode in nothing-on-insulator configuration working in terahertz domain. *IEEE J. Electron Devices Soc.* **2018**, *6*, 1115–1123. [[CrossRef](#)]
6. Ravariu, C.; Părvulescu, C.; Manea, E.; Dinescu, A.; Gavrilă, R.; Purica, M.; Arora, V. Manufacture of a nothing on insulator nano-structure with two Cr/Au nanowires separated by 18 nm air gap. *Nanotechnology* **2020**, *31*, 275203. [[CrossRef](#)]
7. Loubet, N.; Hook, T.; Montanini, P.; Yeung, C.W.; Kanakasabapathy, S.; Guillom, M.; Yamashita, T.; Zhang, J.; Miao, X.; Wang, J.; et al. Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. In Proceedings of the 2017 Symposium on VLSI Technology, Kyoto, Japan, 5–8 June 2017; pp. T230–T231.
8. Kim, J.; Lee, J.S.; Han, J.W.; Meyyappan, M. Single-event transient in FinFETs and nanosheet FETs. *IEEE Electron Device Lett.* **2018**, *39*, 1840–1843. [[CrossRef](#)]
9. Shih, C.W.; Chin, A.; Lu, C.F.; Yi, S.H. Extremely high mobility ultra-thin metal-oxide with ns<sup>2</sup>np<sup>2</sup> configuration, In IEDM Technical Digest. In Proceedings of the IEEE International Electron Devices Meeting, Washington, DC, USA, 7–9 December 2015; pp. 145–148.
10. Yu, D.S.; Chin, A.; Laio, C.C.; Lee, C.F.; Cheng, C.F.; Chen, W.J.; Zhu, C.; Li, M.-F.; McAlister, S.P.; Kwong, D.L. 3D GOI CMOSFETs with Novel IrO<sub>2</sub>(Hf) dual gates and high-k dielectric on 1P6M-0.18 /spl mu/m-CMOS. In IEDM Technical Digest. In Proceedings of the IEEE International Electron Devices Meeting, San Francisco, CA, USA, 13–15 December 2004; pp. 181–184.
11. Chin, A.; Chen, Y.D. Technologies Toward Three-Dimensional Brain-Mimicking IC Architecture. In EDTM Technical Digest. In Proceedings of the IEEE Electron Devices Technology & Manufacturing Conference, Singapore, 12–15 March 2019; pp. 472–474.
12. Yen, T.J.; Chin, A.; Gritsenko, V. High-performance top-gate thin-film transistor with an ultra-thin channel layer. *Nanomaterials* **2020**, *10*, 2145. [[CrossRef](#)]
13. Shih, C.W.; Chin, A.; Lu, C.F.; Su, W.F. Low-temperature processed tin oxide transistor with ultraviolet irradiation. *IEEE Electron Device Lett.* **2019**, *40*, 909–912. [[CrossRef](#)]
14. Pooja, P.; Che, C.C.; Zeng, S.H.; Lee, Y.C.; Yen, T.J.; Chin, A. Outstanding high field-effect mobility of 299 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> by nitrogen-doped SnO<sub>2</sub> nanosheet thin-film transistor. *Adv. Mater. Technol.* **2023**, *8*, 2201521. [[CrossRef](#)]
15. Bussolotti, F.; Yang, J.; Kawai, H.; Chee, J.Y.; Goh, K.E.J. Influence of many-body effects on hole quasiparticle dynamics in a WS<sub>2</sub> monolayer. *Phys. Rev. B* **2021**, *103*, 045412. [[CrossRef](#)]
16. Fischer, T.H.; Almlof, J. General methods for geometry and wave function optimization. *The J. Phys. Chem.* **1992**, *96*, 9768–9774. [[CrossRef](#)]
17. Monkhorst, H.J.; Pack, J.D. Special points for Brillouin-zone integrations. *Phys. Rev. B* **1976**, *13*, 5188. [[CrossRef](#)]
18. Yu, X.; Zhu, C.; Yu, M.; Li, M.F.; Chin, A.; Tung, C.H.; Gui, D.; Kwong, D.L. Advanced MOSFETs using HfTaON/SiO<sub>2</sub>/gate dielectric and TaN metal gate with excellent performances for low standby power application. In Proceedings of the IEEE International Electron Devices Meeting, Washington, DC, USA, 5 December 2005; pp. 27–30.
19. Fischetti, M.V.; Neumayer, D.A.; Cartier, E.A. Effective electron mobility in Si inversion layers in metal–oxide–semiconductor systems with a high- $\kappa$  insulator: The role of remote phonon scattering. *J. Appl. Phys.* **2001**, *90*, 4587–4608. [[CrossRef](#)]
20. Shih, C.W.; Chin, A.; Lu, C.F.; Su, W.F. Remarkably high hole mobility metal-oxide thin-film transistors. *Sci. Rep.* **2016**, *6*, 19023. [[CrossRef](#)]
21. Sun, S.C.; Plummer, J.D. Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfaces. *IEEE J. Solid-State Circuits* **1980**, *15*, 562–573. [[CrossRef](#)]
22. Liu, Y.; Duan, X.; Shin, H.J.; Park, S.; Huang, Y.; Duan, X. Promises and prospects of two-dimensional transistors. *Nature* **2021**, *591*, 43–53. [[CrossRef](#)]
23. Siao, M.D.; Shen, W.C.; Chen, R.S.; Chang, Z.W.; Shih, M.C.; Chiu, Y.P.; Cheng, C.M. Two-dimensional electronic transport and surface electron accumulation in MoS<sub>2</sub>. *Nat. Commun.* **2018**, *9*, 1442. [[CrossRef](#)]
24. Takagi, S.I.; Toriumi, A.; Iwase, M.; Tango, H. On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration. *IEEE Trans. Electron Dev.* **1994**, *41*, 2357–2362. [[CrossRef](#)]
25. Liao, C.C.; Chin, A.; Su, N.C.; Li, M.F.; Wang, S.J. Low V<sub>t</sub> Gate-First Al/TaN/[Ir<sub>3</sub>Si-HfSi<sub>2-x</sub>]/HfLaON CMOS Using Simple Laser Annealing/Reflection. In Proceedings of the 2008 Symposium on VLSI Technology, Honolulu, HI, USA, 17–19 June 2008; pp. 190–191.
26. Yu, D.S.; China, A.; Wu, C.H.; Li, M.F.; Zhu, C.; Wang, S.J.; Yoo, W.J.; Hung, B.F.; McAlister, S.P. Lanthanide and Ir-based dual metal-gate/HfAlON CMOS with large work-function difference. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), Washington, DC, USA, 5 December 2005; pp. 649–652.

27. Wu, C.H.; Hung, B.F.; Chin, A.; Wang, S.J.; Chen, W.J.; Wang, X.P.; Li, M.F.; Zhu, C.; Jin, Y.; Tao, H.J.; et al. High temperature stable [Ir3Si-TaN]/HfLaON CMOS with large work-function difference. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 11–13 December 2006; pp. 617–620.
28. Cheng, C.F.; Wu, C.H.; Su, N.C.; Wang, S.J.; McAlister, S.P.; Chin, A. Very low  $V_t$  [Ir-Hf]/HfLaO CMOS using novel self-aligned low temperature shallow junctions. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), Washington DC, USA, 10–12 December 2007; pp. 333–336.
29. Park, J.; Jeong, H.J.; Lee, H.M.; Nahm, H.H.; Park, J.S. The resonant interaction between anions or vacancies in ZnON semiconductors and their effects on thin film device properties. *Sci. Rep.* **2017**, *7*, 2111. [[CrossRef](#)]
30. Rim, K.; Chan, K.; Shi, L.; Boyd, D.; Ott, J.; Klymko, N.; Cardone, F.; Tai, L.; Koester, S.; Cobb, M.; et al. Fabrication and mobility characteristics of ultra-thin strained Si directly on insulator (SSDOI) MOSFETs. In Proceedings of the IEEE International Electron Devices Meeting, Washington, DC, USA, 8–10 December 2003; pp. 1–4.
31. Baroni, S.; Resta, R. Ab initio calculation of the macroscopic dielectric constant in silicon. *Phys. Rev. B* **1986**, *33*, 7017. [[CrossRef](#)]
32. Kunc, K.; Resta, R. External fields in the self-consistent theory of electronic states: A new method for direct evaluation of macroscopic and microscopic dielectric response. *Phys. Rev. Lett.* **1983**, *51*, 686. [[CrossRef](#)]
33. Neidert, R.E.; Binari, S.C.; Weng, T. Dielectric constant of semi-insulating indium phosphide. *Electronic. Lett.* **1982**, *18*, 987–988. [[CrossRef](#)]
34. Kane, M.J.; Uren, M.J.; Wallis, D.J.; Wright, P.J.; Soley, D.E.J.; Simons, A.J.; Martin, T. Determination of the dielectric constant of GaN in the kHz frequency range. *Semicond. Sci. Technol.* **2011**, *26*, 085006. [[CrossRef](#)]
35. Moore, W.J.; Holm, R.T.; Yang, M.J.; Freitas Jr, J.A. Infrared dielectric constant of cubic SiC. *J. Appl. Phys.* **1995**, *78*, 7255–7258. [[CrossRef](#)]
36. Youssef, A.M.; Yakout, S.M. Colossal dielectric constant, electric modulus and electrical conductivity of nanocrystalline SnO<sub>2</sub>: Role of Zr/Mn, Fe or Co dopants. *J. Solid State Chem.* **2022**, *308*, 122902. [[CrossRef](#)]
37. Maxwell's Equations. Available online: [https://en.wikipedia.org/wiki/Maxwell%27s\\_equations](https://en.wikipedia.org/wiki/Maxwell%27s_equations) (accessed on 8 June 2023).
38. Liu, Y.; Duan, X.; Huang, Y.; Duan, X. Two-dimensional transistors beyond graphene and TMDCs. *Chem. Soc. Rev.* **2018**, *47*, 6388–6409. [[CrossRef](#)]
39. Yi, S.H.; Ruan, D.B.; Di, S.; Liu, X.; Wu, Y.H.; Chin, A. High performance metal-gate/high-k GaN MOSFET With good reliability for both logic and power applications. *IEEE J. Electron Devices Soc.* **2016**, *4*, 246–252. [[CrossRef](#)]
40. del Alamo, J.; Vardi, A.; Zhao, X. InGaAs FinFETs for future CMOS. *Invited Paper, Compound Semiconductor Magazine*, 11 October 2016; 1–6.
41. del Alamo, J.A. CMOS extension via III-V compound semiconductors. Short Course on Emerging Nanotechnology and Nanoelectronics. In Proceedings of the IEEE International Electron Devices Meeting, Washington, DC, USA, 10–12 December 2007; pp. 10–12.
42. del Alamo, J.A.; Kim, D.H. InGaAs CMOS: A “Beyond-the-Roadmap” Logic Technology? Invited paper presented. In Proceedings of the 2007 Device Research Conference, South Bend, IN, USA, 18–20 June 2007; University of Notre Dame: South Bend, IN, USA, 2007; pp. 201–202.
43. Poljak, M.; Jovanovic, V.; Grgec, D.; Suligoj, T. Assessment of electron mobility in ultrathin-body InGaAs-on-insulator MOSFETs using physics-based modeling. *IEEE Trans. Electron Devices* **2012**, *59*, 1636–1643. [[CrossRef](#)]
44. Gonzalez-Medina, J.M.; Ruiz, F.G.; Marin, E.G.; Godoy, A.; Gámiz, F. Simulation study of the electron mobility in few-layer MoS<sub>2</sub> metal-insulator-semiconductor field-effect transistors. *Solid-State Electron.* **2015**, *114*, 30–34. [[CrossRef](#)]
45. Esseni, D.; Palestri, P.; Selmi, L. *Nanoscale MOS Transistors: Semi-Classical Transport and Applications*; Cambridge University Press: Cambridge, UK, 2011.
46. Shih, C.W.; Chin, A. New material transistor with record-high field-effect mobility among wide-band-gap semiconductors. *ACS Appl. Mater. Interfaces* **2016**, *8*, 19187–19191. [[CrossRef](#)]
47. Shan, W.; Walukiewicz, W.; Ager, J.W.; Yu, K.M.; Yuan, H.B.; Xin, H.P.; Cantwell, G.; Song, J.J. Nature of room-temperature photoluminescence in ZnO. *Appl. Phys. Lett.* **2005**, *86*, 191911. [[CrossRef](#)]
48. Jarzebski, Z.M.; Morton, J.P. Physical properties of SnO<sub>2</sub> materials: III. Optical properties. *J. Electrochem. Soc.* **1976**, *123*, 333C. [[CrossRef](#)]
49. Ogino, T.; Aoki, M. Photoluminescence in P-doped GaN. *Jpn. J. Appl. Phys.* **1979**, *18*, 1049. [[CrossRef](#)]
50. Minamitani, E.; Arafune, R.; Frederiksen, T.; Suzuki, T.; Shahed, S.M.F.; Kobayashi, T.; Endo, N.; Fukidome, H.; Watanabe, S.; Komeda, T. Atomic-scale characterization of the interfacial phonon in graphene/SiC. *Phys. Rev. B* **2017**, *96*, 155431. [[CrossRef](#)]
51. Das, S.; Sebastian, A.; Pop, E.; McClellan, C.J.; Franklin, A.D.; Grasser, T.; Knobloch, T.; Illarionov, Y.; Penumatcha, A.V.; Appenzeller, J.; et al. Transistors based on two-dimensional materials for future integrated circuits. *Nat. Electron.* **2021**, *4*, 786–799. [[CrossRef](#)]
52. Ma, N.; Jena, D. Charge scattering and mobility in atomically thin semiconductors. *Phys. Rev.* **2014**, *4*, 011043. [[CrossRef](#)]
53. Qiu, H.; Xu, T.; Wang, Z.; Ren, W.; Nan, H.; Ni, Z.; Chen, Q.; Yuan, S.; Miao, F.; Song, F.; et al. Hopping transport through defect-induced localized states in molybdenum disulphide. *Nat. Commun.* **2013**, *4*, 2642. [[CrossRef](#)]
54. Wei, S.C.; Chin, A.; Fu, L.C.; Fang, S.W. Remarkably high mobility ultra-thin-film metal-oxide transistor with strongly overlapped orbitals. *Sci. Rep.* **2016**, *6*, 19023.

55. Low, T.; Li, M.F.; Fan, W.J.; Ng, S.T.; Yeo, Y.C.; Zhu, C.; Chin, A.; Chan, L.; Kwong, D.L. Impact of surface roughness on silicon and germanium ultra-thin-body MOSFETs, In IEDM Technical Digest. In Proceedings of the IEEE International Electron Devices Meeting, San Francisco, CA, USA, 13–15 December 2004; pp. 151–154.
56. Qian, Q.; Lei, J.; Wei, J.; Zhang, Z.; Tang, G.; Zhong, K.; Zheng, Z.; Chen, K.J. 2D materials as semiconducting gate for field-effect transistors with inherent over-voltage protection and boosted ON-current. *Npj 2d Mater. Appl.* **2019**, *3*, 24. [[CrossRef](#)]

**Disclaimer/Publisher’s Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.