



# Article Threshold Voltage Adjustment by Varying Ge Content in SiGe p-Channel for Single Metal Shared Gate Complementary FET (CFET)

Chong-Jhe Sun 💿, Chen-Han Wu 💿, Yi-Ju Yao, Shan-Wen Lin, Siao-Cheng Yan, Yi-Wen Lin and Yung-Chun Wu \*

Department of Engineering and System Science, National Tsing Hua University, Hsinchu 30013, Taiwan \* Correspondence: ycwu@ess.nthu.edu.tw

Abstract: We have demonstrated the method of threshold voltage (V<sub>T</sub>) adjustment by controlling Ge content in the SiGe p-channel of N1 complementary field-effect transistor (CFET) for conquering the work function metal (WFM) filling issue on highly scaled MOSFET. Single WFM shared gate N1 CFET was used to study and emphasize the V<sub>T</sub> tunability of the proposed Ge content method. The result reveals that the Ge mole fraction influences V<sub>TP</sub> of 5 mV/Ge%, and a close result can also be obtained from the energy band configuration of Si<sub>1-x</sub>Ge<sub>x</sub>. Additionally, the single WFM shared gate N1 CFET inverter with V<sub>T</sub> adjusted by the Ge content method presents a well-designed voltage transfer curve, and its inverter transient response is also presented. Furthermore, the designed CFET inverter is used to construct a well-behaved 6T-SRAM with a large SNM of ~120 mV at V<sub>DD</sub> of 0.5 V.

**Keywords:** complementary FET (CFET); threshold voltage adjustment; SiGe; CMOS inverter; technology computer-aided design (TCAD)



Citation: Sun, C.-J.; Wu, C.-H.; Yao, Y.-J.; Lin, S.-W.; Yan, S.-C.; Lin, Y.-W.; Wu, Y.-C. Threshold Voltage Adjustment by Varying Ge Content in SiGe p-Channel for Single Metal Shared Gate Complementary FET (CFET). *Nanomaterials* **2022**, *12*, 3712. https://doi.org/10.3390/ nano12203712

Academic Editor: Wolfgang Heiss

Received: 8 September 2022 Accepted: 19 October 2022 Published: 21 October 2022

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/).

## 1. Introduction

The semiconductor logic device architectures continue to progress, and innovation is driving Moore's law scaling. Given the transition from planar metal oxide semiconductor field-effect transistor (MOSFET) to three-dimensional FinFET and following stacked nanosheet gate-all-around FET (GAAFETs), the complementary FET (CFET) has been recently proposed as a candidate architecture for the beyond technology node [1–4]. However, due to shrinking gate length (L<sub>G</sub>), insufficient space for filling multiple work function metal (WFM), which is used for obtaining the desirable device's threshold voltage (V<sub>T</sub>), has become a challenging problem. Since the gate stack also uses space on the sidewalls under the replacement metal gate (RMG) process [5–7], the issue could worsen on stacked nanosheet GAAFETs and become more severe with CFETs. That is because the vertical spacing between the channels must also simultaneously be considered for stacked architectures [8]. As for CFETs, the dual WFM gates should be achieved in the same area but in different layers, which increases the issue's complexity to a greater extent [1,9].

To maintain the flexibility of multi- $V_T$  for balancing low power consumption and high performance, volume-less (also called zero-thickness) methods for VT adjustment are needed. Some research focused on finding methods to reduce the thickness of gate stacks while not losing the  $V_T$  stability [6,7]. Others proposed an alternative way of using a dipole layer to adjust  $V_T$  due to its role as an intrinsic fixed charge in gate stacks [10,11]. However, the incorporation of the dipole layer may cause an increase of interface trap density [12,13], which would deteriorate the reliability of the device. Furthermore, the dipole layer may also bring the degradation of mobility [10,13]. This paper proposes another alternative method for adjusting  $V_T$  by controlling the Ge content in the Si<sub>1-x</sub>Ge<sub>x</sub> channel. Si<sub>1-x</sub>Ge<sub>x</sub> is used in strain engineering for hole mobility improvement due to its compatibility in the Si CMOS process [14]. On the other hand, Si<sub>1-x</sub>Ge<sub>x</sub> was proposed to lower PMOS  $V_T$  by band engineering [15]. In addition, a FinFET CMOS technology of Si NMOS-SiGe PMOS with common WFM was demonstrated [16]. Additionally, decreasing  $V_T$  was found in Si<sub>1-x</sub>Ge<sub>x</sub> PMOS with increasing Ge content [17]. These studies showed that the Si<sub>1-x</sub>Ge<sub>x</sub> possesses the potential to influence  $V_T$ . Therefore, in this work, we discuss the methodology of  $V_T$  adjustment by varying Ge content in the SiGe channel and demonstrate the  $V_T$  adjustment method on the single WFM shared gate CFET as N1 technology using Sentaurus technology computer-aided design (TCAD). The process on the SiGe channel would have no occupation on the spacing for high-k metal gates and gate contact filling. On the other hand, the SiGe channel with Ge content of less than 50% has already been used in today's semiconductor technology; hence, the proposed method is compatible with the manufacturing technology. In addition, we present the inverter characteristics of the designed N1 CFET and further use it to construct a 6T-SRAM.

### 2. Device Structure and Simulation Methodology

Figure 1a displays a bird's eye view of the N1 CFET architecture in this study. The Synopsys TCAD simulator was employed for the 3-D simulations [18]. The simulation parameters, including gate length ( $L_G = 12 \text{ nm}$ ), channel thickness ( $W_{ch} = 6 \text{ nm}$ ), gate oxide thickness ( $T_{ox} = 2 \text{ nm}$ , HfO<sub>2</sub>), channel vertical pitch ( $P_{vertical} = 14 \text{ nm}$ ), spacer length ( $L_{sp} = 4 \text{ nm}$ ), and source/drain contact length ( $L_C = 20 \text{ nm}$ ), are based on the prediction of the 1 nm node logic device in the international roadmap for devices and system (IRDS) 2020 [19].



**Figure 1.** (**a**) The 3-D device structure of CFET and (**b**) the CFET's cross-sectional view on the *y*-axis cutting plane sitting in the middle of the channel.

In the meantime, the architecture designs are also referred from the experimental CFET structure proposed by Intel [1], which stacked the two-channel NMOS on top of the three-channel PMOS on a Si-on-insulator (SOI) substrate. The PMOS is designed to have a longer contact gate pitch (CGP) than the NMOS to separate the source contacts of NMOS and PMOS as the electrodes of GND and  $V_{DD}$  for the CFET inverter, respectively. As shown in Figure 1b, the contact of  $V_{in}$  is shared by the NMOS gate and the PMOS gate. In addition,  $V_{out}$  is shared by the NMOS drain and PMOS drain. GND and  $V_{DD}$  are used for the sources of NMOS and PMOS, respectively. Tungsten is used as the contact metal for all the electrodes. Afterward, SiO<sub>2</sub> is used as fill for oxide passivation, side-wall spacer, and filler of nanosheets inter-spacing. The structural simulation parameters of the N1 CFET simulation are shown in Table 1.

Fixed Parameter	Quantity	Value
W <sub>ch</sub>	Channel width	6 nm
$T_{ch}$	Channel thickness	5 nm
$T_{ox}$	Gate oxide thickness (HfO <sub>2</sub> )	2 nm
$P_{vertical}$	Channel vertical pitch	14 nm
$L_{sp}$	Spacer length	4 nm
$L_{C}$	S/D contact length	20 nm
$N_{S/D}$	S/D Doping concentration	$1 imes 10^{20}~\mathrm{cm}^{-3}$
N <sub>ch</sub>	Channel Doping concentration	$1 imes 10^{16}~\mathrm{cm}^{-3}$
Variable Parameter	Quantity	Value
x	Ge mole fraction of Si <sub>1-x</sub> Ge <sub>x</sub> channel	0–0.5
$L_G$	Gate length	6-12 nm

Table 1. Simulation parameters of 1 nm node CFET devices.

To increase the accuracy of the simulation in this study, the  $I_D$ - $V_G$  transfer characteristics of the CFET with  $L_G$  of 75 nm were calibrated to the experimental result from [1]. The following physical models were considered and coupled in the TCAD simulation:

- 1. The drift-diffusion model was included with the coupled Possion's and continuity equations to determine the electrostatic potential and carrier transport.
- 2. The density gradient model was included to correct the quantum confinement effect in the drift-diffusion model due to the highly scaled dimension [20].
- 3. The doping-concentration-dependent Shockley–Read–Hall (SRH) recombination model was included for the generation–recombination mechanism.
- 4. The Slotboom bandgap narrowing model was included for doping-concentrationdependent bandgap correction [21].
- 5. The doping-dependent, transverse field dependence, and high-field saturation mobility models were included to consider impurity scattering, interfacial surface roughness scattering, and coulomb scattering degradations.
- 6. A ballistic mobility model was considered for quasi-ballistic transport.

The calibration result is shown in Figure 2. The simulation of the following inverter transient response and the 6T-SRAM were achieved using "mixed-mode" in SDEVICE of Sentaurus TCAD.



**Figure 2.** Calibrated I<sub>D</sub>-V<sub>G</sub> transfer characteristics of CFET between Intel experimental data [1] and TCAD simulation.

#### 3. Results and Discussion

First, to demonstrate the  $V_T$  tunability of changing the Ge mole fraction (x) in the Si<sub>1-x</sub>Ge<sub>x</sub> channel for N1 CFET, we analyzed the electrical characteristics of PMOS and NMOS on the Si<sub>1-x</sub>Ge<sub>x</sub> composition in the CFET structure. Figure 3a,b show the  $I_D$ -V<sub>G</sub> transfer curves of PMOS and NMOS, respectively, in CFET structure with  $V_D = \pm 0.6$  V. For the individual electrical characteristics of NMOS and PMOS, only the targeted MOS's corresponding gate, source, and drain were contacted, and the remaining contact was floating. For example, while extracting the electrical characteristics of the NMOS, the V<sub>in</sub> (gate of the NMOS), GND (source of the NMOS), and Vout (drain of the NMOS) were contacted. In addition, V<sub>DD</sub> was floating. The mole-fraction-dependent material, Si<sub>1-x</sub>Ge<sub>x</sub>, is set as the channel material for both PMOS and NMOS; that is, the channel is Si if x = 0 and Ge if x = 1. As the Ge mole fraction varies from 0 to 0.5, the I<sub>D</sub>-V<sub>G</sub> curves of both PMOS and NMOS shift to the right. However, by comparison, PMOS shows a more noticeable shift on  $V_{T}$ . As for NMOS, the shift is relatively negligible. Due to the excellent gate control ability benefitting from the GAA structure, as the x ranged from 0 to 0.5, the subthreshold swing (SS) and drain-induced barrier lowering (DIBL) are nearly unchanged for both NMOS and PMOS. The SS and DIBL are not shown in the figure.



**Figure 3.** (**a**,**b**) are  $I_D$ -V<sub>G</sub> transfer curves of the PMOS and NMOS, respectively, in CFET structure, with varying Ge mole fraction (x) from 0 to 50%.

The V<sub>T</sub> shift quantified relative to the V<sub>T</sub> of x = 0 is shown in Figure 4. V<sub>T</sub> was extracted by the conductance method. V<sub>TN</sub> has only a 33 mV difference as x increases from 0 to 0.5, whereas the absolute value of V<sub>TP</sub> decreases linearly with a slope of approximately 5 mV/Ge%. This is because while the electron affinity is 4.05 eV for Si and 4.00 eV for Ge, which are very close, the energy band gaps (E<sub>g</sub>) differ, 1.12 eV for Si and 0.66 eV for Ge [17], as shown by the energy band diagrams of Si, SiGe, and Ge in Figure 5. That gap results in the valence band energy (E<sub>v</sub>) being pulled toward the vacuum level as the Ge incorporates into the Si channel, whereas the conduction band energy (E<sub>c</sub>) remains at nearly the same level.



**Figure 4.** The  $V_T$  shift of NMOS and PMOS with varying Ge mole fraction, x, where the  $V_T$  shift is quantified relative to the VT of x = 0.



Figure 5. Energy band diagram of Si, SiGe, and Ge.

The  $E_g$  of  $Si_{1-x}Ge_x$  can be expressed as follows [22]:

$$E_g = 1.12 - 0.41x + 0.008x^2, x < 0.85, 300 \text{ K}$$
(1)

Since the  $E_g$  narrowing of  $Si_{1-x}Ge_x$  is mainly attributed to  $E_v$  offset, the  $V_{TP}$  is more sensitive to the Ge content than  $V_{TN}$ . In addition, as can be seen from Equation (1), if we neglect the contribution of  $E_c$  changing and the trivial quadratic term, the  $E_g$  would have a rate of change of approximately 4.1 meV with respect to the Ge x, which is also very close to the simulation result of the  $V_{TP}$  shift.

On the other hand, the adjustment of the threshold voltage by varying Ge content in CFET might result in a change in charge carrier mobility. As shown in Figure 6, we analyzed the effective hole mobility and saturation current ( $I_{sat}$ ) of PMOS. We focus only on PMOS and hole mobility since  $V_{TN}$  is not sensitive to varying Ge mole fractions. The  $I_{sat}$  was extracted at  $V_D = V_G - V_T = 0.6$  V. By increasing the Ge mole fraction in Si<sub>1-x</sub>Ge<sub>x</sub> p-channel, the effective hole mobility and  $I_{sat}$  are both enhanced linearly. The effective hole mobility increases by 112%, and  $I_{sat}$  increases by 115% as the Ge mole fraction increases from 0 to 0.5. For Ge mole fraction higher than 0.5, the hole mobility and  $I_{sat}$  would be much higher. As a result, it might not be suitable to adjust  $V_T$  with Ge mole fraction higher than 0.5.



(a)

Figure 6. (a) extracted effective hole mobility of PMOS with varying Ge mole fractions. (b) I<sub>sat</sub> of PMOS with varying Ge mole fractions.  $I_{sat}$  was extracted at  $V_D = V_G - V_T = 0.6$  V.

As the  $V_{TP}$  is much more adjustable by varying the Ge content, it is justifiable to use Si as the channel material of NMOS and adjust only the  $V_T$  by changing x in the Si<sub>1-x</sub>Ge<sub>x</sub> p-channel for designing the N1 CFET inverter. By performing a single WFM (for adjusting V<sub>TN</sub>) and Ge content method (for adjusting V<sub>TP</sub>) together on CFETs, we could relieve the lack of spacing for dual WFM. Therefore, we then tuned the work function of the shared gate of the N1 CFET to let the Si NMOS possess an expected V<sub>TN</sub>. In this case, we set the work function to 4.49 eV to let  $V_{TN}$  = 0.25 V. Subsequently, we varied the x of the Si<sub>1-x</sub>Ge<sub>x</sub> PMOS to match  $V_{TP}$  and  $V_{TN}$ . Notice that the  $I_D$ - $V_G$  curves in Figure 3 are with the N1 CFET, whose work function of the shared gate was set. As can be seen from Figure 3, the PMOS with Si<sub>0.7</sub>Ge<sub>0.3</sub> has a V<sub>TP</sub> of -0.25 V, which matches the Si NMOS. Figure 7 shows the  $I_D$ - $V_D$  output characteristics of the Si<sub>0.7</sub>Ge<sub>0.3</sub> PMOS and the Si NMOS in the N1 CFET structure with V<sub>G</sub> ranging from  $\pm 0.2$  to  $\pm 0.8$  V at a step of  $\pm 0.1$  V. Their output currents are comparable, though the PMOS has a longer CGP which may lead to a more significant total resistance. That implies the design of more stacks of PMOS than NMOS can overcome the degradation.



Figure 7. I<sub>D</sub>-V<sub>D</sub> output characteristic of Si<sub>0.7</sub>Ge<sub>0.3</sub> PMOS and Si NMOS in CFET structure with  $L_G = 12 \text{ nm}$ , showing good symmetric output current.

Figure 8a,b show the analysis of the electrical characteristics including V<sub>TP</sub> and subthreshold swing (SS) of  $Si_{1-x}Ge_x$  PMOS with different L<sub>G</sub> from 12 nm to 6 nm. As L<sub>G</sub> values shrink down to below 8 nm, the assumption of the 5 mV/Ge%  $V_{TP}$  relation would become unsuitable. The assumption shows a deviation of less than 4%, with L<sub>G</sub> ranging from 12 nm to 8 nm. However, the deviation becomes larger than 10% with  $L_{\rm G}$  values of 7 nm and

below. In Figure 7b, SS would increase with a higher Ge mole fraction, but the increase is ignorable with  $L_G$  of 12 nm and 11 nm. As the  $L_G$  becomes smaller, the increase of SS with respect to Ge mole fraction would then get more obvious, but still acceptable when  $L_G$  is larger than 8 nm. However, at  $L_G$  smaller than 8 nm, SS becomes no longer suitable. In conclusion, the proposed Ge content method for adjusting  $V_T$  can be applied on CFET device with  $L_G$  scaled down to 8 nm.



**Figure 8.** (a)  $V_{TP}$  and (b) SS of  $Si_{1-x}Ge_x$  PMOS with Ge mole fraction from 0 to 0.5, and  $L_G$  from 12 nm to 6 nm.

The N1 CFET inverter constructed with Si<sub>1-x</sub>Ge<sub>x</sub> PMOS and Si NMOS was also analyzed. Figure 9a shows the voltage transfer curves of the N1 CFET inverter with x of the Si<sub>1-x</sub>Ge<sub>x</sub> PMOS varying from 0 to 0.5 and the V<sub>DD</sub> of 0.6 V. The switching thresholds (V<sub>M</sub>) of the VTCs were extracted as the voltage where V<sub>IN</sub> = V<sub>OUT</sub>, as shown in Figure 9b. The V<sub>M</sub> of the N1 CFET inverter at V<sub>DD</sub> of 0.5, 0.6, and 0.7 V increase monotonically with increasing x of the Si<sub>1-x</sub>Ge<sub>x</sub> PMOS. The dotted lines represent where the V<sub>M</sub> equals V<sub>DD</sub>/2; in this case, the N1 CFET inverter with x = 0.3 has the V<sub>M</sub> nearly V<sub>DD</sub>/2 for all three V<sub>DD</sub> due to the V<sub>T</sub> and current matching. Figure 10 presents the transient response of the designed N1 CFET inverter with Si<sub>0-7</sub>Ge<sub>0-3</sub> PMOS and Si NMOS under a ~14 GHz operation. The transient response was performed with fan-out of 3 (FO3) and without load capacitance. The designed N1 CFET inverter exhibits propagation delay times from low to high ( $\tau_{plh}$ ) and from high to low ( $\tau_{phl}$ ) of ~1.27 ps and ~17.3 ps, respectively. The propagation delay times were extracted at 0.5 V<sub>DD</sub>.



**Figure 9.** (a) The voltage transfer curves (VTC) of CFET inverter with  $Si_{1-x}Ge_x$  PMOS and Si NFET. (b) The inverters' switching thresholds ( $V_M$ ) versus x in  $Si_{1-x}Ge_x$  PMOS with  $V_{DD}$  = 0.5, 0.6, and 0.7 V, and the dotted lines represent where the  $V_M$  equals  $V_{DD}/2$ .



**Figure 10.** Transient response of the designed N1 CFET inverter with  $Si_{0.7}Ge_{0.3}$  PMOS and Si NMOS under a ~14 GHz operation.

Moreover, the designed N1 CFET inverter with Si<sub>0.7</sub>Ge<sub>0.3</sub> PMOS and Si NMOS was used to build a 6T-SRAM cell. The 6T-SRAM cell was constructed with two N1 CFET inverters and two NMOS access transistors. The butterfly curves of the 6T-SRAM built with N1 CFET inverters at V<sub>DD</sub> of 0.5, 0.6, and 0.7 V are shown in Figure 11. Excellent stability is present with a large static noise margin (SNM) of ~120 mV as V<sub>DD</sub> down to 0.5 V, and the SNM values are ~140 and ~155 mV at V<sub>DD</sub> of 0.6 and 0.7 V, respectively.



**Figure 11.** The butterfly curves of the 6T-SRAM cell, which was constructed with two designed N1 CFET inverters and two NMOS access transistors. The SNM of ~120 mV as  $V_{DD}$  down to 0.5 V is obtained.

#### 4. Conclusions

In this study, we proposed the  $V_T$  adjustment method by controlling Ge content in the SiGe channel and demonstrated it on N1 CFET by TCAD simulation. The PMOS shows a high sensitivity on the Ge mole fraction since the incorporation of Ge pulls  $E_v$  towards the vacuum level but has little effect on  $E_c$ . The simulation result shows the  $V_{TP}$  has a change

rate of approximately 5 mV/Ge%, which is close to that derived from the  $E_g$  relation. The N1 CFET designed by the Ge content method presents a good VTC and nearly  $V_{DD}/2 V_M$ . Well-performing inverter transient response is also presented. In addition, the 6T-SRAM shows a large SNM of ~120 mV as  $V_{DD}$  down to 0.5 V. With the help of the proposed Ge content method, the  $V_T$  tuning flexibility can be significantly improved for the highly scaled device.

Author Contributions: Conceptualization, methodology, formal analysis, data curation, and writing original draft, C.-J.S.; methodology and investigation, C.-H.W., Y.-J.Y. and S.-W.L.; validation and writing—review and editing, S.-C.Y. and Y.-W.L.; supervision and project administration, Y.-C.W. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was financially supported in part by the National Science and Technology Council, Taiwan, grant number NSTC 111-2119-M-007-010-MBK, NSTC 111-2218-E-A49-015-MBK, NSTC 109-2221-E-007-031-MY3, and in part by the Taiwan Semiconductor Research Institute, Taiwan.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

**Data Availability Statement:** The data presented in this study are available on request from the corresponding author.

**Acknowledgments:** The EDA tool was supported by the Taiwan Semiconductor Research Institute (TSRI).

**Conflicts of Interest:** The authors declare no conflict of interest.

#### References

- Huang, C.-Y.; Dewey, G.; Mannebach, E.; Phan, A.; Morrow, P.; Rachmady, W.; Tung, I.-C.; Thomas, N.; Alaan, U.; Paul, R.; et al. 3-D Self-aligned Stacked NMOS-on-PMOS Nanoribbon Transistors for Continued Moore's Law Scaling. In Proceedings of the 2020 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 12–18 December 2020; pp. 1–4. [CrossRef]
- Ryckaert, J.; Schuddinck, P.; Weckx, P.; Bouche, G.; Vincent, B.; Smith, J.; Sherazi, Y.; Mallik, A.; Mertens, H.; Demuynck, S.; et al. The Complementary FET (CFET) for CMOS scaling beyond N3. In Proceedings of the 2018 IEEE Symposium on VLSI Technology, Honolulu, HI, USA, 18–22 June 2018; pp. 141–142. [CrossRef]
- Subramanian, S.; Hosseini, M.; Chiarella, T.; Sarkar, S.; Schuddinck, P.; Chan, B.T.; Radisic, D.; Mannaert, G.; Hikavyy, A.; Rosseel, E.; et al. First Monolithic Integration of 3D Complementary FET (CFET) on 300mm Wafers. In Proceedings of the 2020 IEEE Symposium on VLSI Technology, Honolulu, HI, USA, 16–19 June 2020; pp. 1–2. [CrossRef]
- Rachmady, W.; Agrawal, A.; Sung, S.H.; Dewey, G.; Chouksey, S.; Chu-Kung, B.; Elbaz, G.; Fischer, P.; Huang, C.Y.; Jun, K.; et al. 300 mm Heterogeneous 3D Integration of Record Performance Layer Transfer Germanium PMOS with Silicon NMOS for Low Power High Performance Logic Applications. In Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 7–11 December 2019; pp. 1–4.
- Ragnarsson, L.Å.; Chew, S.A.; Dekkers, H.; Luque, M.T.; Parvais, B.; De Keersgieter, A.; Devriendt, K.; Van Ammel, A.; Schram, T.; Yoshida, N.; et al. Highly scalable bulk FinFET Devices with Multi-VT options by conductive metal gate stack tuning for the 10-nm node and beyond. In Proceedings of the 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, Honolulu, HI, USA, 9–12 June 2014; pp. 1–2. [CrossRef]
- Ragnarsson, L.-A.; Dekkers, H.; Matagne, P.; Schram, T.; Conard, T.; Horiguchi, N.; Thean, A.V.-Y. Zero-thickness multi work function solutions for N7 bulk FinFETs. In Proceedings of the 2016 IEEE Symposium on VLSI Technology, Honolulu, HI, USA, 14–16 June 2016; pp. 1–2. [CrossRef]
- Yoshida, N.; Hassan, S.; Tang, W.; Yang, Y.; Zhang, W.; Chen, S.C.; Dong, L.; Zhou, H.; Jin, M.; Okazaki, M.; et al. Highly conductive metal gate fill integration solution for extremely scaled RMG stack for 5 nm & beyond. In Proceedings of the 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2–6 December 2017; pp. 1–4. [CrossRef]
- Ritzenthaler, R.; Mertens, H.; Pena, V.; Santoro, G.; Chasin, A.; Kenis, K.; Devriendt, K.; Mannaert, G.; Dekkers, H.; Dangol, A.; et al. Vertically Stacked Gate-All-Around Si Nanowire CMOS Transistors with Reduced Vertical Nanowires Separation, New Work Function Metal Gate Solutions, and DC/AC Performance Optimization. In Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 1–5 December 2018; pp. 1–4. [CrossRef]
- Sung, P.-J.; Chang, S.-W.; Kao, K.-H.; Wu, C.-T.; Su, C.-J.; Cho, T.-C.; Hsueh, F.-K.; Lee, W.-H.; Lee, Y.-J.; Chao, T.-S. Fabrication of Vertically Stacked Nanosheet Junctionless Field-Effect Transistors and Applications for the CMOS and CFET Inverters. *IEEE Trans. Electron. Devices* 2020, 67, 3504–3509. [CrossRef]

- Bao, R.; Watanabe, K.; Zhang, J.; Zhou, H.; Sankarapandian, M.; Li, J.; Pancharatnam, S.; Jamison, P.; Southwick, R.G.; Wang, M.; et al. Selective Enablement of Dual Dipoles for near Bandedge Multi-Vt Solution in High Performance FinFET and Nanosheet Technologies. In Proceedings of the 2020 IEEE Symposium on VLSI Technology, Honolulu, HI, USA, 16–19 June 2020; pp. 1–2. [CrossRef]
- Xu, R.; Yao, J.; Xu, G.; Wei, Y.; Yin, H.; Zhang, Q.; Tian, G.; Wang, Y.; Yan, G.; Xiang, J.; et al. Experimental Investigation of Ultrathin Al<sub>2</sub>O<sub>3</sub> Ex-Situ Interfacial Doping Strategy on Laminated HKMG Stacks via ALD. *IEEE Trans. Electron. Devices* 2022, 69, 1964–1971. [CrossRef]
- Kumar, P.; Leroux, C.; Mohamad, B.; Toffoli, A.; Romano, G.; Garros, X.; Reimbold, G.; Domengie, F.; Segovia, C.S.; Ghibaudo, G. Effect of La and Al addition used for threshold voltage shift on the BTI reliability of HfON-based FDSOI MOSFETs. In Proceedings of the 2017 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, 2–6 April 2017; pp. 1–7. [CrossRef]
- Arimura, H.; Ragnarsson, L.-A.; Oniki, Y.; Franco, J.; Vandooren, A.; Brus, S.; Leonhardt, A.; Sippola, P.; Ivanova, T.; Verni, G.A.; et al. Dipole-First Gate Stack as a Scalable and Thermal Budget Flexible Multi-Vt Solution for Nanosheet/CFET Devices. In Proceedings of the 2021 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 11–16 December 2021; pp. 1–4. [CrossRef]
- 14. Thompson, S.; Armstrong, M.; Auth, C.; Alavi, M.; Buehler, M.; Chau, R.; Cea, S.; Ghani, T.; Glass, G.; Hoffman, T.; et al. A 90-nm Logic Technology Featuring Strained-Silicon. *IEEE Trans. Electron. Devices* **2004**, *51*, 1790–1797. [CrossRef]
- Harris, H.R.; Kalra, P.; Majhi, P.; Hussain, M.; Kelly, D.; Oh, J.; He, D.; Smith, C.; Barnett, J.; Kirsch, P.D.; et al. Band-Engineered Low PMOS VT with High-K/Metal Gates Featured in a Dual Channel CMOS Integration Scheme. In Proceedings of the 2007 IEEE Symposium on VLSI Technology, Kyoto, Japan, 12–14 June 2007; pp. 154–155. [CrossRef]
- Guo, D.; Karve, G.; Tsutsui, G.; Lim, K.-Y.; Robison, R.; Hook, T.; Vega, R.; Liu, D.; Bedell, S.; Mochizuki, S.; et al. FINFET technology featuring high mobility SiGe channel for 10nm and beyond. In Proceedings of the 2016 IEEE Symposium on VLSI Technology, Honolulu, HI, USA, 14–16 June 2016; pp. 1–2. [CrossRef]
- Lee, C.H.; Mochizuki, S.; Southwick, R.G.; Li, J.; Miao, X.; Bao, R.; Ando, T.; Galatage, R.; Siddiqui, S.; Labelle, C.; et al. A comparative study of strain and Ge content in Si1–xGex channel using planar FETs, FinFETs, and strained relaxed buffer layer FinFETs. In Proceedings of the 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2–6 December 2017; pp. 1–4. [CrossRef]
- 18. Sentaurus TCAD; version 2016; Synopsys: Mountain View, CA, USA, 2016.
- 19. International Roadmap for Devices and Systems (IRDS<sup>™</sup>), IRDS. 2020. Available online: https://irds.ieee.org/editions/2020 (accessed on 23 July 2020).
- Ancona, M.G.; Tiersten, H.F. Macroscopic physics of the silicon inversion layer. *Phys. Rev. B* 1987, 35, 7959–7965. [CrossRef] [PubMed]
- Slotboom, J.; de Graaff, H. Measurements of bandgap narrowing in Si bipolar transistors. Solid State Electron. 1976, 19, 857–862. [CrossRef]
- 22. Levinshtein, M.E.; Rumyantsev, S.L.; Michael, S.S. *Properties of Advanced Semiconductor Materials GaN, AlN, SiC, BN, SiC, SiGe*; John Wiley & Sons, Inc.: New York, NY, USA, 2001; pp. 149–185.