

Supplementary Information

Effect of Post-Annealing on Barrier Modulations in Pd/IGZO/SiO₂/p⁺-Si Memristors

Donguk Kim ^{1,†}, Hee Jun Lee ^{1,†}, Tae Jun Yang ¹, Woo Sik Choi ¹, Changwook Kim ¹, Sung-Jin Choi ¹, Jong-Ho Bae ¹, Dong Myong Kim ¹, Sungjun Kim ^{2,*} and Dae Hwan Kim ^{1,*}

¹ School of Electrical Engineering, Kookmin University, Seoul 02707, Korea

² Division of Electronics and Electrical Engineering, Dongguk University, Seoul 04620, Korea

* Correspondences: sungjun@dongguk.edu (S.K.); drlife@kookmin.ac.kr (D.H.K.)

† They equally contributed to this work.




Figure S1. DC 100 cycles of the device at different temperatures (a) 300 K, (b) 350 K, and (c) 400 K.