



## Article

# Amorphous NdIZO Thin Film Transistors with Contact-Resistance-Adjustable Cu S/D Electrodes

Xinyi Zhang<sup>1</sup>, Kuankuan Lu<sup>1</sup>, Zhuohui Xu<sup>2</sup>, Honglong Ning<sup>1,\*</sup> , Zimian Lin<sup>1</sup>, Tian Qiu<sup>3</sup>, Zhao Yang<sup>1,4</sup>, Xuan Zeng<sup>1</sup>, Rihui Yao<sup>1,\*</sup> and Junbiao Peng<sup>1</sup>

- <sup>1</sup> Institute of Polymer Optoelectronic Materials and Devices, State Key Laboratory of Luminescent Materials and Devices, South China University of Technology, Guangzhou 510640, China; mszhangx1@mail.scut.edu.cn (X.Z.); mskk-lu@mail.scut.edu.cn (K.L.); 201730321193@mail.scut.edu.com (Z.L.); yangzhao@china-fenghua.com (Z.Y.); 201766303200@mail.scut.edu.cn (X.Z.); psjbpeng@scut.edu.cn (J.P.)
- <sup>2</sup> Guangxi Key Lab of Agricultural Resources Chemistry and Biotechnology, Yulin Normal University, Yulin 537000, China; xzh21@ylu.edu.cn
- <sup>3</sup> Department of Intelligent Manufacturing, Wuyi University, Jiangmen 529020, China; qiutian@ustc.edu
- <sup>4</sup> State Key Laboratory of Advanced Materials and Electronic Components, Fenghua Electronic Industrial Park, No. 18 Fenghua Road, Zhaoqing 526020, China
- \* Correspondence: ninghl@scut.edu.cn (H.N.); yaorihui@scut.edu.cn (R.Y.)

**Abstract:** High-performance amorphous oxide semiconductor thin film transistors (AOS-TFT) with copper (Cu) electrodes are of great significance for next-generation large-size, high-refresh rate and high-resolution panel display technology. In this work, using rare earth dopant, neodymium-doped indium-zinc-oxide (NdIZO) film was optimized as the active layer of TFT with Cu source and drain (S/D) electrodes. Under the guidance of the Taguchi orthogonal design method from Minitab software, the semiconductor characteristics were evaluated by microwave photoconductivity decay ( $\mu$ -PCD) measurement. The results show that moderate oxygen concentration (~5%), low sputtering pressure ( $\leq 5$  mTorr) and annealing temperature ( $\leq 300$  °C) are conducive to reducing the shallow localized states of NdIZO film. The optimized annealing temperature of this device configuration is as low as 250 °C, and the contact resistance ( $R_C$ ) is modulated by gate voltage ( $V_G$ ) instead of a constant value when annealed at 300 °C. It is believed that the adjustable  $R_C$  with  $V_G$  is the key to keeping both high mobility and compensation of the threshold voltage ( $V_{th}$ ). The optimal device performance was obtained at 250 °C with an  $I_{on}/I_{off}$  ratio of  $2.89 \times 10^7$ , a saturation mobility ( $\mu_{sat}$ ) of  $24.48 \text{ cm}^2/(\text{V}\cdot\text{s})$  and  $V_{th}$  of 2.32 V.

**Keywords:** thin film transistors; contact resistance; copper electrode; NdIZO



**Citation:** Zhang, X.; Lu, K.; Xu, Z.; Ning, H.; Lin, Z.; Qiu, T.; Yang, Z.; Zeng, X.; Yao, R.; Peng, J. Amorphous NdIZO Thin Film Transistors with Contact-Resistance-Adjustable Cu S/D Electrodes. *Membranes* **2021**, *11*, 337. <https://doi.org/10.3390/membranes11050337>

Academic Editor: Feng-Tso Chien

Received: 11 April 2021

Accepted: 30 April 2021

Published: 30 April 2021

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction

Amorphous oxide semiconductors (AOS) are widely used as the active layer of high performance and flexible thin film transistors (TFTs) [1] because of their high mobility, uniformity and the insensitivity of their electrical properties to mechanical strain. Gallium-doped indium-zinc-oxide (In-Ga-Zn-O, IGZO), which is now one of the most essential channel materials for amorphous oxide semiconductor (AOS)-TFTs, was first fabricated by Nomura and Hosono in 2004 [2]. It has been proven to have advantages such as high mobility [3], good uniformity [4], visible light transparency [4], low processing temperature [5] and low cost, but it still has limitations such as relatively low mobility and high annealing temperature [6–8]. Therefore, new, effective dopants need to be developed to take the place of Ga without significantly decreasing the mobility of IZO. Research has demonstrated that doping neodymium (Nd) atoms into IZO can attract electrons and inhibit the generation of excess carriers resulting from oxygen vacancy ( $V_O$ ) [9] more effectively due to its low electronegativity (Nd = 1.1) and high oxygen bond dissociation energy (703 kJ/mol) in

comparison with the other above dopants [10–12]. Furthermore,  $\text{Nd}_2\text{O}_3$  and  $\text{In}_2\text{O}_3$  share the same bixbyite structure, which may result in fewer defects [13].

On the other hand, with displays with high resolution ( $\geq 8$  K), high frame-rate ( $\geq 480$  Hz) and large size ( $\geq 110$  inches) becoming increasingly popular, copper (Cu) is considered to be the most promising electrode material in TFTs due to its low resistivity, good thermal stability, high thermal conductivity and good electromigration reliability [14,15]. As the source and drain (S/D) electrodes have direct contact with the semiconductor layer, the contact characteristics between them are very important in the research of TFTs with Cu S/D electrodes. However, the above-mentioned research has only focused on the active layer of NdIZO-TFTs, and the contact conditions between Cu S/D electrodes and the NdIZO layer still need to be investigated in detail. The contact resistance ( $R_C$ ) of TFT specifically refers to the interface resistance arising from the metal–semiconductor contact, and the value of  $R_C$  will directly affect the mobility of TFT [16]. When the  $R_C$  is comparatively large, the transport efficiency of carriers is limited, resulting in low mobility and affecting the electrical performance of the device. Due to the advancement in micro-nano manufacturing technology, the pursuit for higher carrier concentration and shorter channel length ( $L$ ) is inevitable. This increases the influence of the  $R_C$  on the electrical properties of the metal oxide thin film transistor, such as carrier mobility [17]. Saturation mobility ( $\mu_{\text{sat}}$ ) is often presumed to be free of contact effects, which is reasonable at sufficiently high  $V_{\text{GS}} - V_{\text{T}}$ . However, this has been shown to be incorrect for high contact resistance, especially at the point of the turn-on, for the presence of a Schottky barrier, and where nontrivial  $R_C$  causes gated contact resistance [18,19]. So, it is essential to study the  $R_C$  of NdIZO-TFTs with Cu S/D electrodes.

This paper demonstrated the influence of manufacturing parameters on the semiconductor characteristics of the NdIZO layer by  $\mu$ -PCD measurement. In addition, Cu S/D electrodes were utilized in the device with an optimized NdIZO layer, and the interface contact was investigated by the transmission line method (TLM) method.

## 2. Materials and Methods

The structure of the vacuum sputtering thin film transistor is shown in Figure 1, and the specific description is as follows.




Figure 1. The structure of NdIZO-TFT.

A 300 nm Al-Nd alloy (Al:Nd) film was deposited on a glass substrate using physical vapor deposition (PVD) by direct current (DC) magnetron sputtering, and then formed into a T-shape pattern as the gate by wet etching. The anodization was performed in a mixed solution of ethylene glycol and ammonium tartrate. A constant current of  $0.1 \text{ mA/cm}^2$  was applied to the layer of the Al:Nd gate electrode prepared as above until the desired voltage (100 V) was reached. Then, the final voltage (100 V) was kept on for 1 h to form a 200 nm  $\text{Al}_2\text{O}_3$ :Nd film as a gate insulating layer. The array prepared with the  $\text{Al}_2\text{O}_3$ :Nd insulating layer was ultrasonically cleaned with deionized water for 15 min and with isopropanol for another 15 min. The sample was dried in an oven at an ambient temperature of  $80^\circ\text{C}$ . Then, the prepared array was placed on the metal mask plate and deposited a 15 nm NdIZO film by radio frequency (RF) magnetron sputtering. The NdIZO target used had a diameter of 5.08 cm and a composition of  $\text{Nd}_2\text{O}_3$ : $\text{In}_2\text{O}_3$ : $\text{ZnO} = 1:62.5:36.5$  (wt. %). Subsequently, the sample was annealed at a certain temperature for 1 h to eliminate defects in the film and improve its electrical properties. The oxygen concentrations during RF magnetron sputtering were 0%, 5% and 10%, the sputtering pressures applied were 3.38 mTorr, 5 mTorr and 8 mTorr, and the chosen annealing temperatures were  $25^\circ\text{C}$ ,  $200^\circ\text{C}$ ,  $250^\circ\text{C}$ ,  $300^\circ\text{C}$ ,  $350^\circ\text{C}$  and  $400^\circ\text{C}$ . As the full factor experiment requires excessive amount of time and consumables, this work used the Taguchi orthogonal design method from Minitab software and finally selected 18 representative combinations for the measurement and analysis of experimental data. After sputtering the active layer under appropriate conditions, a Cu film of about 300 nm was deposited as S/D electrodes by RF magnetron sputtering. The Cu target used had a diameter of 5.08 cm and its composition was pure Cu. The sputtering conditions included power of 100 W and atmospheric pressure of 3 mTorr. Both the sputtering of the active layer and the S/D electrodes used the metal mask plate to achieve patterning.

An metal-insulator-metal (M-I-M) capacitor corresponding to the NdIZO-TFT on silicon substrate was fabricated, and the measured  $C_i$  in the frequency range below 10 Hz was  $42.02 \pm 2.07 \text{ nF/cm}^2$  while  $C_i$  at 1 kHz was around  $39.07 \text{ nF/cm}^2$ , as shown in Figure 2. X-ray diffraction (XRD) was utilized to determine the phases of thin films using Cu  $K\alpha 1$  radiation ( $\lambda = 0.15418 \text{ nm}$ ). XRD measurement was performed by Empyrean Nano edition (Empyrean Nano edition, PANalytical, Almelo, The Netherlands). X-ray photoelectron spectroscopy (XPS) analysis was carried out to investigate the chemical changes in the oxide films by using a THERMO ESCALAB250Xi (Thermo Fisher Scientific, Waltham, MA, USA) with an Al Ka ( $h\nu = 1486.6 \text{ eV}$ ) 15 kW beam spot source. Microwave photoconductivity decay ( $\mu$ -PCD, LTA-1620SP) was used to characterize the carrier decay characteristics of the film, and Minitab was applied to conduct data analysis and select the optimal growing conditions for the film. A semiconductor analyzer was used to characterize the electrical performance of the device. The transfer curve measured when  $V_D = 0.1 \text{ V}$  along with the TLM was used to evaluate the contact performance of the electrode. Through calculation, the total resistance ( $R_{\text{total}}$ ) of the TFT of each channel length could be obtained. Then, taking  $R_{\text{total}}$  as the  $y$ -axis and channel length as the  $x$ -axis, the relationship between  $R_{\text{total}}$  and  $L$  was linearly fitted. The slope of the fitted line is the total channel resistance ( $r_{\text{ch}}$ ), and the intersection on the  $y$ -axis is the contact resistance ( $R_C$ ).




Figure 2. Quasi-static and 1 kHz CV characteristic of the M-I-M capacitor.

### 3. Results and Discussion

#### 3.1. Film Deposition

Figure 3 shows the XRD of the thicker NdIZO films (with a thickness of 40–50 nm) with increasing annealing temperature. The spectra indicate that the as-deposited films were amorphous and even remained amorphous after annealing at 400 °C for 1 h in air. Besides, two broad peaks between 20° and 35° were found due to the glass substrate [20].




Figure 3. XRD pattern of NdIZO films with different annealing temperatures.


The  $\mu$ -PCD method as a non-contact and non-destructive technology with low cost and short processing time [21] was used to measure the sub-gap states of the films and the decay of carriers in the film under different deposition conditions. In the  $\mu$ -PCD

measurement, laser irradiation activated excess carriers and the density of the carriers obeys Equation (1) [22].

$$n(t) = n_0 \{ \exp(-t/\tau_1) + \exp[-(t/\tau_2)^\beta] \} \quad (1)$$

where  $n_0$  is the carrier density after laser irradiation,  $\tau_1$  and  $\tau_2$  are fast and slow decay constants, and  $\beta$  is the stretching exponent.

Figure 4 shows the fitted curve of a portion of carriers measured by  $\mu$ -PCD using Equation (1).



**Figure 4.** Photoconductivity response for NdIZO film annealed at 200 °C.

The decay curve can be divided into three components: peak value, fast decay and slow decay. The peak value, which is related to the density of the conduction band tail, originates from the recombination process of photon-generated carriers during the laser pulse irradiation. The fast decay indicates the rapid recombination of the photon-generated carriers, which is related to the recombination process through the deep localized state. The slow decay is attributed to the density of the photonic band gap state, which is assumed to be related to the trapping process of volume defects and other factors [23]. However, fast decay has a short lifetime and is difficult to observe directly. When the pulse width of the laser is large enough relative to the lifetime, the peak is proportional to the lifetime. Therefore, for the evaluation of deep level traps,  $\mu$ -PCD uses peak values that can be measured quickly and accurately, rather than using the lifetime value of rapid decay [24]. So, the two characteristic parameters obtained by analyzing the  $\mu$ -PCD decay curve are the peak value and  $\tau_2$ , where the peak value represents the number of carriers and  $\tau_2$  is related to film uniformity. The slow decay  $\tau_2$  corresponds to the slope between  $t_1$  and  $t_2$ , as shown in Figure 4 [25]. The higher the peak value and the lower  $\tau_2$ , the better the quality of the film.


In order to save experimental costs, this work used the Taguchi orthogonal design method to create an L18 orthogonal array experiment [26,27] with 3 parameter elements, one at six levels and two at three levels, as shown in Table 1 with their corresponding peak value and  $\tau_2$ .

**Table 1.** Summary of NdIZO film properties in different deposition conditions (at a uniform sputtering power of 80 W).

Oxygen Concentration	Pressure/mTorr	Annealing/ $^{\circ}$ C	Peak Value/mV	$\tau_2/\mu$ s
0%	3.38	25	540.63	3.57
5%	5.00	25	570.13	3.25
10%	8.00	25	571.04	2.57
0%	3.38	200	539.58	3.28
5%	5.00	200	566.06	2.15
10%	8.00	200	549.94	2.04
0%	5.00	250	577.27	1.75
5%	8.00	250	513.69	2.16
10%	3.38	250	520.87	1.27
0%	8.00	300	467.21	2.66
5%	3.38	300	505.42	0.99
10%	5.00	300	490.55	1.45
0%	5.00	350	509.45	3.45
5%	8.00	350	536.48	3.87
10%	3.38	350	560.83	2.18
0%	8.00	400	44.06	3.47
5%	3.38	400	544.87	2.97
10%	5.00	400	482.20	2.04

Figure 5 shows the relationship between the peak value and  $\tau_2$ , and oxygen concentration and sputtering pressure. From Figure 5a, it can be seen that the curved surface reaches its peak when the pressure is 3.5–5.5 mTorr and the oxygen concentration is between 4% and 8%. From Figure 5b, it can be seen that when the pressure rises from 3.38 mTorr to 8 mTorr with low oxygen concentration,  $\tau_2$  decreases rapidly at first and then increases slowly, and reaches a minimum value of around 4.5 mTorr.  $\tau_2$  shows a roughly increasing trend with the increase in the pressure at high oxygen concentration. With the increase in the oxygen concentration,  $\tau_2$  decreases sharply at first, then tends to be flat, and then decreases slowly. This may be because when the oxygen concentration is low, with the decrease in oxygen concentration during sputtering, the concentration of carrier in the film increases due to the increase in donor-like defects. High oxygen concentration will lead to the reduction of oxygen vacancies, which mainly provide the carriers in oxide semiconductors [28]. This change results in a corresponding reduction in carrier concentration and  $\tau_2$ .

Based on the above analysis, in order to balance the peak value and  $\tau_2$ , the final choice for the sputtering condition of the active layer was: 5 mTorr and 5% of oxygen. The appropriate peak value was the one that would not generate excess carriers at the above condition. Figure 6 shows the  $\mu$ -PCD mapping scan result with a scanning area of  $0.5 \times 0.5$  mm for each point [29]. The performance of the carriers and their distribution in the film were considered to be uniform [30], which is consistent with a low  $\tau_2$ .



**Figure 5.** The influence of oxygen concentration and sputtering pressure on the  $\mu$ -PCD parameters. (a) Peak value, (b)  $\tau_2$ .




Figure 6. The  $\mu$ -PCD mapping scan result with pressure of 5 mTorr and oxygen concentration of 5%.

The empirical formulae representing the weight of factors acting on target objects can be also obtained using the Taguchi orthogonal design method of Minitab software [31,32]. During the experiment, we also chose the annealing temperature as a factor that affects the peak value and  $\tau_2$ . The formulas for peak value and  $\tau_2$  with oxygen concentration, sputtering pressure and annealing temperature are as follows in Equations (2) and (3).

$$\text{Peak value (mV)} = 675.0 - 20.3 \text{ Pressure (mTorr)} + 8.29 \text{ Oxygen concentration (\%)} - 0.396 \text{ Annealing temperature (}^\circ\text{C)} \quad (2)$$

$$\tau_2 (\mu\text{s}) = 2.714 + 0.0980 \text{ Pressure (mTorr)} - 0.1105 \text{ Oxygen concentration (\%)} - 0.00075 \text{ Annealing temperature (}^\circ\text{C)} \quad (3)$$


Obviously, the impact of the annealing temperature on peak value and  $\tau_2$  is much lower than that of sputtering oxygen content and sputtering pressure. It can be generally seen that the film uniformity and carrier mobility around 200–300 °C are good, but the device optimization needs to be further studied. In order to ensure the accuracy of the experiment, the annealing temperature should still be used as a variable in the follow-up preparation of the device, and further study could be conducted on its influence on the threshold voltage, contact resistance and other electrical performance parameters of the thin film transistor.

### 3.2. Thin Film Transistors

In order to further explore the electrical properties of the NdIZO film, a semiconductor analyzer was used to measure the transfer and output curves of the prepared thin film transistors, and several formulas were used to calculate the  $I_{\text{on}}/I_{\text{off}}$  ratio, saturation mobility, subthreshold swing, threshold voltage, contact resistance and other characteristic parameters. The sputtering conditions of the active layer used in the experiment were as follows: the sputtering power was 80 W, sputtering pressure was 5 mTorr, and sputtering oxygen concentration was 5%. The thickness of the NdIZO films was targeted at 15 nm by controlling the sputtering time. The films were annealed at the temperature of 25 °C, 250 °C, 300 °C, 350 °C, and 400 °C for 1 h in air after sputtering the active layer. The sputtering conditions of the S/D electrodes selected in the experiment were: the sputtering power was 100 W, the sputtering pressure was 3 mTorr and the sputtering atmosphere was pure argon. Cu film with a thickness of 300 nm was sputtered under the above conditions.

The NdIZO thin film transistor has nearly no conductivity when it is not annealed. Figure 7 shows the output curves when the annealing temperatures are 250 °C, 300 °C, and 400 °C, respectively. The NdIZO TFT that was annealed at 250 °C has a plump curve shape and exhibits good output characteristics. The device with an annealing temperature of 300 °C has a “too plump” curve. As  $V_G$  increases, a linear relationship can be found between  $I_D$  and

$V_D$ . When the annealing temperature reaches 400 °C,  $I_D$  and  $V_D$  have a completely a linear relationship, and the output characteristic curve is consistent with that of the resistance.



**Figure 7.** The output characteristics of the NdIZO TFTs at annealing temperatures of (a) 250 °C, (b) 300 °C, and (c) 400 °C.

The transfer characteristics of the NdIZO TFTs when as-deposited and the annealing temperatures are 250 °C, 300 °C, and 400 °C are shown in Figure 8. The NdIZO TFT had a weak field effect when it was not annealed. The  $I_D$  in the open positions was too small, which was about  $10^{-7}$  orders of magnitude. When the annealing temperature rose to 250 °C, the NdIZO TFT had switching characteristics, the  $I_{on}/I_{off}$  ratio reached  $2.89 \times 10^7$ , the  $\mu_{sat}$  was around  $24.48 \text{ cm}^2/(\text{V}\cdot\text{s})$ , the SS is  $1.14 \times 10^{-1} \text{ V/decade}$  and the  $V_G$  was close to 0 V (2.32 V), as shown in Table 2. When the annealing temperature was 300 °C, the  $I_{on}/I_{off}$  ratio was essentially flat, but there was a significant rise for  $\mu_{sat}$  while there was a decrease for SS, which could be attributed to an increase in defect states, especially oxygen vacancies. Bonds will break after obtaining enough energy, resulting in numerous defects. The defect state captures certain carriers, which means they no longer participate in conduction. So, the decline in SS was predictable. In order to explain the increase in electrical conductivity, we assumed that there exists a special class of defects among those caused by the annealing temperature rising, such as oxygen vacancy. Oxygen vacancy is a donor defect and provides excess charge carriers that cannot be controlled by the gate voltage. The rise in annealing temperature and fracture of the M-O bond push the balance of Equation (4) to move in the positive direction.





Figure 8. The transfer characteristics of the NdIZO TFTs at different annealing temperatures.

Table 2. Electrical performance parameters of NdIZO TFTs at different annealing temperatures (\* indicates that the value does not exist).

Annealing Temperature (°C)	$I_{on}/I_{off}$	$\mu_{sat}$ ( $\text{cm}^2/(\text{V}\cdot\text{s})$ )	SS (V/decade)	$V_{th}$ (V)
As-deposited	*	*	*	*
250	$2.89 \times 10^7$	24.48	$1.14 \times 10^{-1}$	2.32
300	$2.39 \times 10^7$	38.90	$5.96 \times 10^{-1}$	-21.52
400	*	*	*	*

An XPS measurement was taken to test the hypothesis, as seen in Figure 9. In oxide semiconductors, oxygen vacancies will provide excess carriers that cannot be controlled by the gate voltage [33]. When the annealing temperature continues to rise, the excess carrier concentration gradually outnumbers the carrier concentration driven by the gate voltage

in quantity, making the  $I_D$ - $V_G$  image an almost horizontal line, and the device loses its switching characteristics.



**Figure 9.** The O1s core level spectra of the NdIZO films with different annealing temperatures: (a) 250 °C, (b) 300 °C.

In order to further characterize the effect of the annealing temperature on the electrical properties of NdIZO-TFTs, the transmission line method (TLM) [34] was used to evaluate the contact performance of the device (Equation (5)). TLM utilizes a simple series resistant model that describes channel resistance increases with increasing channel length while the contact resistance between the channel and metallization remains the same [35,36].

$$R_{\text{total}} = V_{\text{DS}}/I_{\text{DS}} = r_{\text{ch}}L + R_{\text{C}} \tag{5}$$

$R_{total}$  refers to the total resistance,  $L$  the channel length,  $r_{ch}$  the channel resistance per unit channel length, and  $R_C$  the contact resistance. By preparing thin film transistors with the same channel width and different channel lengths, measuring the transfer curve of each channel length when  $V_D = 0.1$  V, the  $R_{total}$  could finally be calculated. Then, taking the  $R_{total}$  as the  $y$ -axis and the  $L$  as the  $x$ -axis, the relationship between  $R_{total}$  and  $L$  was linearly fitted. The slope of the fitted straight line is  $r_{ch}$  and the intersection on the  $y$ -axis is the  $R_C$ .

Figure 10 shows the fitting images when the annealing temperature is 250 °C and 300 °C. When the annealing temperature is 250 °C, the fitted lines do not intersect at one point, and each intercept of the ordinate represents the  $R_C$  under a specific  $V_G$ . However, when the annealing temperature is 300 °C, the result is just the opposite, that is, the fitted lines intersect at one point and the  $R_C$  becomes a constant value.






Figure 10. Function images of  $R_{total}$  and  $L$  at annealing temperature of (a) 250 °C and (b) 300 °C.

Figure 11 shows the relationship between  $R_C$  and  $V_G$  when the annealing temperature is 250 °C and 300 °C. Under the annealing temperature of 250 °C, as the  $V_G$  rises from 4 V to 20 V, its  $R_C$  decreases from a relatively large 117.56 k $\Omega$  to around 61  $\Omega$ . Low  $V_G$  corresponds to high  $R_C$  and high  $V_G$  corresponds to low  $R_C$ , which realizes the modulation of  $V_G$  on  $R_C$  and suggests that the NdIZO-TFTs have dynamic contact characteristics. When the annealing temperature is 300 °C, after extracting the intersection of the fitted lines at different  $V_G$ s, a fixed value of 3.47 k $\Omega$  was obtained, which is similar to the contact situation of a highly doped device [37–43]. This also confirms the possibility that the carrier concentration increases with the increase in the annealing temperature.



**Figure 11.** Function images of  $R_C$  and  $V_G$  at annealing temperatures of 250 °C and 300 °C.

Finally, a hypothetical band diagram of the contact between the Cu S/D electrode and NdIZO semiconductor film at 250 °C and 300 °C is shown in Figure 12, based on the one proposed by Lu et al. [44]. Different electrical conductivity at different temperatures leads to different contact barriers. As shown in Figure 12a, at 250 °C, the carrier needs to tunnel through an additional block layer, which is equivalent to increasing the potential barrier of the conduction band. Thus, an enhanced mode with a normally closed channel was implemented, since a positive gate voltage is required to conduct the channel. As shown in Figure 12b, the end of the energy band is significantly bent with an annealing temperature of 300 °C, and a potential well will be formed through the metal–semiconductor contact effect, resulting in the failure to close at  $V_G = 0$  V. A very negative gate voltage is needed to exhaust the remaining free electrons, which is equivalent to increasing the potential barrier of the conduction band.



**Figure 12.** Schematic diagram of the energy band for carrier transportation from source to drain at annealing temperature of (a) 250 °C and (b) 300 °C.

#### 4. Conclusions

In summary, this study developed a thin film transistor with a NdIZO active layer. When the semiconductor layer is sputtered under conditions of 80 W, 5 mTorr, and 5% of oxygen concentration, the thin film transistor exhibits good uniformity. An increase in annealing temperature leads to the dissociation of oxygen, which leads to an increase in oxygen vacancy, resulting in an increase in carrier concentration, interface defect states and SS. The contact resistance generally changes from high resistance and is controlled by gate voltage, and then finally, it changes to a constant value with the increase in annealing temperature and shows contact characteristics similar to heavily doped devices at 300 °C. Finally, this paper found that the NdIZO TFT with a thickness of about 15 nm after annealing at 250 °C shows good electrical characteristics with an  $I_{on}/I_{off}$  ratio of  $2.89 \times 10^7$ , a saturation mobility of  $24.48 \text{ cm}^2/(\text{V}\cdot\text{s})$ , and a threshold voltage of 2.32 V. The contact resistance is controlled by the gate voltage, and decreases with the increase in the gate voltage, exhibiting dynamic contact characteristics. Further, the relatively low preparation temperature also facilitates the manufacture of flexible devices.

**Author Contributions:** Conceptualization, X.Z. (Xinyi Zhang) and K.L.; methodology, X.Z. (Xinyi Zhang); software, X.Z. (Xinyi Zhang); validation, H.N., R.Y. and J.P.; formal analysis, X.Z. (Xinyi Zhang); investigation, Z.L.; resources, J.P.; data curation, Z.X.; writing—original draft preparation, X.Z. (Xinyi Zhang); writing—review and editing, K.L.; visualization, X.Z. (Xinyi Zhang); supervision, T.Q.; project administration, Z.Y.; funding acquisition, X.Z. (Xuan Zeng). All authors have read and agreed to the published version of the manuscript.

**Funding:** This work was supported by the Key-Area Research and Development Program of Guangdong Province (No.2020B010183002), National Natural Science Foundation of China (Grant No.51771074, 62074059 and 22090024), Guangdong Major Project of Basic and Applied Basic Research (No.2019B030302007), Guangdong Basic and Applied Basic Research Foundation (No.2020B1515120020), Fundamental Research Funds for the Central Universities (No.2020ZYGXZR060 and 2019MS012), Ji Hua Laboratory Scientific Research Project (X190221TF191), Sail Plan Special Innovative Entrepreneurial Teams in Guangdong Province (2015YT02C093), National College Students' Innovation and Entrepreneurship Training Program (No.202010561001, 202010561004 and 202010561009), South China University of Technology 100 Step Ladder Climbing Plan Research Project (No.j2tw202102000) and 2021 Guangdong University Student Science and Technology Innovation Special Fund ("Climbing Plan" Special Fund) (No.pdjh2021b0036).

**Institutional Review Board Statement:** Not applicable.

**Data Availability Statement:** Data is contained within the article.

**Conflicts of Interest:** The authors declare no conflict of interest.

## References

1. Heremans, P.; Tripathi, A.K.; Meux, A.D.; Smits, E.C.P.; Hou, B.; Pourtois, G.; Gelinck, G.H. Mechanical and Electronic Properties of Thin-Film Transistors on Plastic, and Their Integration in Flexible Electronic Applications. *Adv. Mater.* **2016**, *28*, 4266–4282. [[CrossRef](#)]
2. Nomura, K.; Ohta, H.; Takagi, A.; Kamiya, T.; Hirano, M.; Hosono, H. Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors. *Nature* **2004**, *432*, 488–492. [[CrossRef](#)]
3. Sheng, J.; Hong, T.; Lee, H.; Kim, K.; Sasase, M.; Kim, J.; Hosono, H.; Park, J. Amorphous IGZO TFT with High Mobility of  $\sim 70 \text{ cm}^2 / (\text{V}\cdot\text{s})$  via Vertical Dimension Control Using PEALD. *ACS Appl. Mater. Interfaces* **2019**, *11*, 40300–40309. [[CrossRef](#)]
4. Zhang, L.; Wei, J.; Zhou, K.; Wan, C.; Sun, H. Highly transparent IGZO-TFTs uses IGZO source and drain electrodes with a composite insulation layer structure. *Optik* **2020**, *204*, 163654. [[CrossRef](#)]
5. Prušáková, L.; Hubík, P.; Aijaz, A.; Nyberg, T.; Kubart, T. Room Temperature Reactive Deposition of InGaZnO and ZnSnO Amorphous Oxide Semiconductors for Flexible Electronics. *Coatings* **2020**, *10*, 2. [[CrossRef](#)]
6. Jeong, J.K.; Jeong, J.H.; Yang, H.W.; Park, J.; Mo, Y.; Kim, H.D. High performance thin film transistors with cosputtered amorphous indium gallium zinc oxide channel. *Appl. Phys. Lett.* **2007**, *91*, 113505. [[CrossRef](#)]
7. Lan, L.; Peng, J. High-Performance Indium-Gallium-Zinc Oxide Thin-Film Transistors Based on Anodic Aluminum Oxide. *IEEE Trans. Electron. Devices* **2011**, *58*, 1452–1455.
8. Jeong, J.H.; Yang, H.W.; Park, J.; Jeong, J.K.; Mo, Y.; Kim, H.D.; Song, J.; Hwang, C.S. Origin of Subthreshold Swing Improvement in Amorphous Indium Gallium Zinc Oxide Transistors. *Electrochem. Solid State Lett.* **2008**, *11*, H157. [[CrossRef](#)]
9. Luo, D.; Lan, L.; Xu, M.; Xu, H.; Li, M.; Wang, L.; Peng, J. Role of Rare Earth Ions in Anodic Gate Dielectrics for Indium-Zinc-Oxide Thin-Film Transistors. *J. Electrochem. Soc.* **2012**, *159*, H502–H506. [[CrossRef](#)]
10. Lin, Z.; Lan, L.; Xiao, P.; Sun, S.; Li, Y.; Song, W.; Gao, P.; Wang, L.; Ning, H.; Peng, J. High-mobility thin film transistors with neodymium-substituted indium oxide active layer. *Appl. Phys. Lett.* **2015**, *107*, 112108. [[CrossRef](#)]
11. Song, E.; Lan, L.; Xiao, P.; Lin, Z.; Sun, S.; Li, Y.; Song, W.; Gao, P.; Peng, J. Thin-Film Transistors With Neodymium-Incorporated Indium-Zinc-Oxide Semiconductors. *IEEE Trans. Electron. Devices* **2016**, *63*, 1916–1920. [[CrossRef](#)]
12. Lan, L.; Song, W.; Lin, Z.; Xiao, P.; Wang, L.; Ning, H.; Wang, D.; Peng, J. Effects of Nd in  $\text{Nd}_x\text{In}_{1-x}\text{O}_3$  Semiconductors for Thin-Film Transistors. *IEEE Trans. Electron. Devices* **2015**, *62*, 2226–2230.
13. Lin, Z.; Lan, L.; Xiao, P.; Sun, S.; Li, Y.; Song, W.; Gao, P.; Peng, J. Studies on  $\text{Nd}_x\text{In}_{1-x}\text{O}_3$  semiconducting thin films prepared by rf magnetron sputtering. *Appl. Phys. Lett.* **2014**, *105*, 142104. [[CrossRef](#)]
14. Lu, K.K.; Zhang, J.; Guo, D.; Xiang, J.; Lin, Z.; Zhang, X.; Wang, T.; Ning, H.; Yao, R.; Peng, J. High-Performance and Flexible Neodymium-Doped Indium-Zinc-Oxide Thin-Film Transistor With All Copper Alloy Electrodes. *IEEE Electron. Device Lett.* **2020**, *41*, 417–420. [[CrossRef](#)]
15. Hu, S.S.; Ning, H.; Lu, K.; Fang, Z.; Li, Y.; Yao, R.; Xu, M.; Wang, L.; Peng, J.; Lu, X. Mobility Enhancement in Amorphous In-Ga-Zn-O Thin-Film Transistor by Induced Metallic in Nanoparticles and Cu Electrodes. *Nanomaterials* **2018**, *8*, 197. [[CrossRef](#)] [[PubMed](#)]
16. Oh, J.; Huang, J.; Chen, Y.T.; Ok, I.; Jeon, K.; Lee, S.H.; Sassman, B.; Loh, W.Y.; Lee, H.D.; Ko, D.H.; et al. Comparison of Ohmic contact resistances of n- and p-type Ge source/drain and their impact on transport characteristics of Ge metal oxide semiconductor field effect transistors. *Thin Solid Films* **2011**, *520*, 442–444. [[CrossRef](#)]
17. Park, W.; Shaikh, S.F.; Min, J.W.; Lee, S.K.; Lee, B.H.; Hussain, M.M. Contact resistance reduction of ZnO thin film transistors (TFTs) with saw-shaped electrode. *Nanotechnology* **2018**, *29*, 325202. [[CrossRef](#)]
18. Katelyn, K.K.; Jurchescu, O.D. Conductivity Measurements of Organic Materials Using Field-Effect Transistors (FETs) and Space-Charge-Limited Current (SCLC) Techniques. In *Handbook of Organic Materials for Electronic and Photonic Devices*; Wake Forest University: Winston-Salem, NC, USA, 2019.
19. Glowacki, I.I.; Jung, J.; Ulanski, J. *Polymer Science: A Comprehensive Reference*; Newnes: London, UK, 2012.
20. Lu, K.K.; Yao, R.; Wang, Y.; Ning, H.; Guo, D.; Liu, X.; Tao, R.; Xu, M.; Wang, L.; Peng, J. Effects of praseodymium doping on the electrical properties and aging effect of InZnO thin-film transistor. *J. Mater. Sci.* **2019**, *54*, 14778–14786. [[CrossRef](#)]
21. Zhang, J.J.; Fu, X.; Zhou, S.; Ning, H.; Wang, Y.; Guo, D.; Cai, W.; Liang, Z.; Yao, R.; Peng, J. The Effect of Zirconium Doping on Solution-Processed Indium Oxide Thin Films Measured by a Novel Nondestructive Testing Method (Microwave Photoconductivity Decay). *Coatings* **2019**, *9*, 426. [[CrossRef](#)]
22. Nam, Y.Y.; Yang, J.; Jeong, P.; Kwon, O.; Pi, J.; Cho, S.H.; Hwang, C.; Ahn, J.; Ji, S.; Park, S.K. Effect of a rapid thermal annealing process on the electrical properties of an aluminum-doped indium zinc tin oxide thin film transistor. *Phys. Status Solidi A* **2017**, *214*, 1600490. [[CrossRef](#)]
23. Liu, X.; Cai, W.; Chen, J.; Fang, Z.; Ning, H.; Hu, S.; Tao, R.; Zeng, Y.; Zheng, Z.; Yao, R.; et al. A novel nondestructive testing method for amorphous Si-Sn-O films. *J. Phys. D Appl. Phys.* **2016**, *49*, 505102. [[CrossRef](#)]
24. Hu, S.S.; Lu, K.; Ning, H.; Yao, R.; Gong, Y.; Pan, Z.; Guo, C.; Wang, J.; Pang, C.; Gong, Z.; et al. Study of the Correlation between the Amorphous Indium-Gallium-Zinc Oxide Film Quality and the Thin-Film Transistor Performance. *Nanomaterials* **2021**, *11*, 522. [[CrossRef](#)]
25. Goto, H.; Tao, H.; Morita, S.; Takanashi, Y.; Hino, A.; Kishi, T.; Ochi, M.; Hayashi, K.; Kugimiya, T. In-line Process Monitoring for Amorphous Oxide Semiconductor TFT Fabrication using Microwave-detected Photoconductivity Decay Technique. *IEICE Trans. Electron.* **2014**, *E97.C*, 1055–1062. [[CrossRef](#)]

26. Takatsuji, H.H.; Arai, T. Pinholes in Al thin films: Their effects on TFT characteristics and a taguchi method analysis of their origins. *Vacuum* **2000**. [[CrossRef](#)]
27. Lin, C.S.; Shih, S.J.; Lu, A.T.; Hung, S.S.; Chiu, C.C. The quality improvement of PI coating process of TFT-LCD panels with Taguchi methods. *Optik* **2012**, *123*, 703–710. [[CrossRef](#)]
28. Park, J.J.; Rim, Y.S.; Li, C.; Kim, H.; Goorsky, M.; Streit, D. Deep-level defect distribution as a function of oxygen partial pressure in sputtered ZnO thin-film transistors. *Curr. Appl. Phys.* **2016**. [[CrossRef](#)]
29. Cai, W.W.; Ning, H.; Zhou, S.; Zhu, Z.; Yao, R.; Chen, J.; Tao, R.; Fang, Z.; Lu, X.; Peng, J. Effective Evaluation Strategy Toward Low Temperature Solution-Processed Oxide Dielectrics for TFT Device. *IEEE J. Electron. Devices Soc.* **2019**, *7*, 1140–1144. [[CrossRef](#)]
30. Yao, R.R.; Zheng, Z.; Fang, Z.; Zhang, H.; Zhang, X.; Ning, H.; Wang, L.; Peng, J.; Xie, W.; Lu, X. High-performance flexible oxide TFTs: Optimization of a-IGZO film by modulating the voltage waveform of pulse DC magnetron sputtering without post treatment. *J. Mater. Chem. C* **2018**, *6*, 2522–2532. [[CrossRef](#)]
31. Simpson, T.T.W.; Peplinski, D.J.; Koch, P.N.; Allen, J.K. Metamodels for Computer-based Engineering Design: Survey and recommendations. *Eng. Comput.* **2001**, *17*, 129–150. [[CrossRef](#)]
32. Beyer, H.H.; Sendhoff, B. Robust optimization—A comprehensive survey. *Comput. Methods Appl. Mech. Eng.* **2007**, *196*, 3190–3218. [[CrossRef](#)]
33. Dong, C.C.; Xu, J.; Zhou, Y.; Zhang, Y.; Xie, H. Light-illumination stability of amorphous InGaZnO thin film transistors in oxygen and moisture ambience. *Solid-State Electron.* **2019**, *153*, 74–78. [[CrossRef](#)]
34. Weis, M.M.; Lee, K.; Taguchi, D.; Manaka, T.; Iwamoto, M. Modified transmission-line method for evaluation of the contact resistance: Effect of channel-length-dependent threshold voltage. *Jpn. J. Appl. Phys.* **2013**, *53*, 11601. [[CrossRef](#)]
35. Lee, S.S.; Borrelli, C.D.; Gleason, K.K. Air-stable polythiophene-based thin film transistors processed using oxidative chemical vapor deposition: Carrier transport and channel/metallization contact interface. *Organ. Electron.* **2016**, *33*, 253–262. [[CrossRef](#)]
36. Nguyen, C.C.P.T.; Trinh, T.T.; Raja, J.; Le, A.H.T.; Lee, Y.; Dao, V.A.; Yi, J. Source/drain metallization effects on the specific contact resistance of indium tin zinc oxide thin film transistors. *Mater. Sci. Semicond. Process.* **2015**, *39*, 649–653. [[CrossRef](#)]
37. Yao, R.R.; Zhang, H.; Fang, Z.; Ning, H.; Zheng, Z.; Li, X.; Zhang, X.; Cai, W.; Lu, X.; Peng, J. High conductivity and transparent aluminum-based multi-layer source/drain electrodes for thin film transistors. *J. Phys. D Appl. Phys.* **2018**, *51*, 065103. [[CrossRef](#)]
38. Zhao, M.M.; Zhang, Z.; Xu, Y.; Xu, D.; Zhang, J.; Huang, Z. High-Performance Back-Channel-Etched Thin-Film Transistors with an InGaO/InZnO Stacked Channel. *Phys. Status Solidi A* **2020**, *217*, 1900773. [[CrossRef](#)]
39. Huang, X.X.D.; Song, Q.J.; Lai, P.T. Improved Performance of Scaled-Down  $\alpha$ -InGaZnO Thin-Film Transistor by Ar Plasma Treatment. *IEEE Electron. Device Lett.* **2016**, *37*, 1574–1577. [[CrossRef](#)]
40. Pyo, J.J.; Cho, W. Investigation of Parasitic Resistance Components in the Case of Microwave Irradiation in Poly-Si Annealing. *J. Korean Phys. Soc.* **2018**, *73*, 978–982. [[CrossRef](#)]
41. Li, J.; Yang, Y.H.; Chen, Q.; Zhu, W.Q.; Zhang, J.H. Low-temperature, high-mobility solution-processed p-channel thin-film transistors with semiconducting single-walled carbon nanotube/NiO<sub>x</sub> composites. *J. Phys. D Appl. Phys.* **2019**, *52*, 385108. [[CrossRef](#)]
42. Aikawa, S.S.; Nabatame, T.; Tsukagoshi, K. Si-incorporated amorphous indium oxide thin-film transistors. *Jpn. J. Appl. Phys.* **2019**, *58*, 090506. [[CrossRef](#)]
43. Kim, M.M.; Choi, S.; Jeon, S.; Lim, J.; Choi, D. Stability Behavior of Self-Aligned Coplanar a-IGZO Thin Film Transistors Fabricated by Deep Ultraviolet Irradiation. *J. Solid State Sci. Technol.* **2018**, *7*, Q60–Q65. [[CrossRef](#)]
44. Lu, K.K.; Yao, R.; Xu, W.; Ning, H.; Zhang, X.; Zhang, G.; Li, Y.; Zhong, J.; Yang, Y.; Peng, J. Alloy-Electrode-Assisted High-Performance Enhancement-Type Neodymium-Doped Indium-Zinc-Oxide Thin-Film Transistors on Polyimide Flexible Substrate. *Research* **2021**, *2021*, 1–9.