

Editorial

Special Issue on Design of Fault-Tolerant Digital Circuits and Systems

Hanwool Jeong

Department of Electronic Engineering, Kwangwoon University, Seoul 01897, Korea; hwjeong@kw.ac.kr

As technology scales down, the speed and power efficiency of digital circuits become greatly enhanced. On the other hand, the transistors become highly vulnerable to variability in process, voltage, and temperature, which leads the circuit to fail more easily. In addition, the increased current and power densities due to high density make transistors and interconnects wear out far earlier. Thus, the electrical characteristics of circuits are significantly changed, which results in unrecoverable damage. Although the circuits can be designed conservatively, such as using large-scale devices and wires, they unavoidably incur power, performance, and area overhead. Moreover, the circuit can fail due to high-energy particles in the atmosphere as the particles can shock the electric circuit and accidentally inject charge and change the voltage states, normally referred to as a soft error.

Therefore, designing digital circuits and systems to have fault tolerance is highly important. The present special session covers how digital circuits or systems can be configured or designed to have fault tolerance. There are various circuit techniques that tackle this issue. For example, whether the error occurs during the circuit operation can be detected with special sensing circuitry so that the error can be corrected instantly by the compensation circuits. There are many circuits or systems that adaptively allocate resources (using more bits, applying high supply voltage, or reducing frequency) to prevent operating failure while minimizing costs. Moreover, there are various novel circuit techniques and structures that can fix circuit operation failure. It is no doubt that the papers included in this Special Issue will have a great impact on how future digital circuits and systems are designed.

Funding: This research received no external funding.

Conflicts of Interest: The author declares no conflict of interest.



Citation: Jeong, H. Special Issue on Design of Fault-Tolerant Digital Circuits and Systems. *Appl. Sci.* **2022**, *12*, 8935. <https://doi.org/10.3390/app12188935>

Received: 2 September 2022

Accepted: 2 September 2022

Published: 6 September 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2022 by the author. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).