



# Article An Investigation of SILC Degradation under Constant Voltage Stress in PDSOI Devices

Yong Lu and Hongxia Liu \*🕩

Key Laboratory for Wide Band Gap Semiconductor Materials and Devices, School of Microelectronics, Xidian University, Xi'an 710071, China; yonglu\_1999@stu.xidian.edu.cn \* Correspondence: hxliu@mail.xidian.edu.cn; Tel.: +86-130-8756-8718

Abstract: The stress-induced leakage current (SILC) degradation of partially depleted silicon in insulator (PDSOI) devices under constant voltage stress (CVS) was studied. Firstly, the behaviors of threshold voltage degradation and SILC degradation of H-gate PDSOI devices under constant voltage stress were studied. It was found that both the threshold voltage degradation and SILC degradation of the device are power functions of the stress time, and the linear behavior between SILC degradation and threshold voltage degradation is good. Secondly, the soft breakdown characteristics of the PDSOI devices were studied under CVS. Thirdly, the effects of different gate stresses and different channel lengths on the threshold voltage degradation and SILC degradation of the device were studied. The results showed SILC degradation of the device under positive CVS and SILC degradation of the device under negative CVS. The shorter the channel length of the device was, the greater the SILC degradation of the devices was studied, and the experimental results showed that the degree of SILC degradation of the floating device was greater than that of the H-type grid body contact PDSOI devices.

**Keywords:** stress-induced leakage current; constant voltage stress; trap; partially depleted silicon-oninsulator devices; floating body devices

# 1. Introduction

With the continuous reduction in the feature size of MOS devices and the thinning of the gate dielectric thickness, the reliability problem of MOS devices is becoming increasingly serious. In the actual application of MOS devices, they are often affected by external stresses, such as voltage, temperature and irradiation effects. The reliability of the devices are greatly affected under the actions of these external stresses [1–3]. Under the action of constant high gate stress, the electrons and holes in the device will obtain higher kinetic energy than that in the thermal equilibrium state, forming thermal carriers. When these thermal carriers obtain enough energy, they can pass through the gate oxide to form a gate tunneling current. These carriers will cause certain damage to the gate oxide in the process of passing through it, resulting in the corresponding oxide trap or interface trap, affecting the gate leakage current of the device. This current is also known as stress-induced leakage current (SILC) [4]. This current increases with the decrease in the thickness of the gate oxide and has become one of the core factors for the continued scaling of flash memory. SILC is also an important parameter used to evaluate the reliability of the gate oxide during the aging test of the device. Thus, the study of SILC is of great significance [5–7].

Partially depleted silicon-on-insulator (PDSOI) devices have the advantages of antilatch-up, a small parasitic effect, fast speed and low power consumption compared with bulk silicon devices and are widely used in electronic communications, automotive electronics, medical, aerospace and other fields, while PDSOI devices have a self-heating effect



Citation: Lu, Y.; Liu, H. An Investigation of SILC Degradation under Constant Voltage Stress in PDSOI Devices. *Micromachines* 2023, 14, 1084. https://doi.org/10.3390/ mi14051084

Academic Editor: Ha Duong Ngo

Received: 23 March 2023 Revised: 10 May 2023 Accepted: 17 May 2023 Published: 21 May 2023



**Copyright:** © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). and floating effect due to the presence of a buried oxygen layer [8,9]. This renders the degradation of PDSOI devices more complex than that of bulk silicon devices under applied stress, which also results in higher requirements for the reliability of the PDSOI device gate dielectric. Therefore, in order to improve the gate medium reliability of PDSOI devices, it is important to study the degradation law of SILC in PDSOI devices.

At present, most of the SILC research has aimed to study bulk silicon devices or MOS capacitors, and there is very little research on the SILC characteristics of ultra-thin gate structure PDSOI devices [10–12]. In this paper, the variation law of the threshold voltage degradation and SILC degradation of PDSOI devices with the stress time under constant voltage stress (CVS) is studied, together with the effects of positive and negative CVS and different device channel lengths on the SILC degradation of PDSOI devices and, finally, the influence of the floating effect on the SILC degradation of PDSOI devices.

#### 2. Materials and Methods

In the experiment, an H-gate PDSOI device and floating body device manufactured through the 0.13  $\mu$ m PDSOI process were used. Figure 1 is a schematic diagram of the device structure, in which the silicon film thickness of the top layer of the device is 100 nm, the thickness of the gate oxide (SiO<sub>2</sub>) is 2 nm, and the thickness of the buried oxygen layer is 145 nm. The device dimensions and stress conditions used in the experiment are shown in Table 1.



Figure 1. Schematic diagram of the structure of the H-gate PDSOI device.

Device	Body Contact	Width–Length Ratio (W/L)	Constant Voltage Stress (V <sub>g</sub> )
PDSOI NMOS	H-gate Floating body	10 μm/0.4 μm 10 μm/0.5 μm 10 μm/10 μm	+3.7 V
		10 μm/0.5 μm 10 μm/0.5 μm	-3.7 V +3.7 V

Table 1. Devices used in the experiment and stress test conditions.

The CVS stress experiments were conducted with an Agilent B1500 semiconductor parameter analyzer using the quasi-DC Stress–Measure–Stress (SMS) technique [13]. CVS measurement includes the application of a voltage stress higher than the operating voltage to the gate in order to accelerate degradation. The source, drain, and substrate contacts were grounded in this experiment.

In this method, the stress gate voltage is set to 3.7 V, the total stress time is set to 1000 s, the temperature is set to 25 °C, the stress is interrupted immediately after the pre-set stress

time is reached, and the electrical characteristics of the device after the application of stress are tested in time, including the transfer characteristics of the device and the gate current characteristics. Among them, the test condition of the device transfer characteristic is the fixed leakage voltage, set to 0.1 V, while the source and body terminals are grounded, the gate voltage is scanned from -0.5 V to 1.2 V, the drain current I<sub>d</sub> data are collected for storage, and the value of the device threshold voltage is extracted from the transfer curve using the maximum transconductance method. Regarding the test conditions of the gate current, the drain, source and body terminals are grounded, the drain voltage V<sub>g</sub> is scanned from 0 V to 1.2 V, and the gate current I<sub>g</sub> data are collected for storage.

#### 3. Results

# 3.1. The I–V Characteristic Degradation of the PDSOI Device under CVS

3.1.1. The Degradation of Transfer Characteristics under CVS

Figure 2 shows the degradation curve of the device transfer characteristics under CVS, and it can be seen that after the application of CVS, the drain current in the linear region of the PDSOI NMOS device decreases, and the threshold voltage is forward-drifted.



Figure 2. The degradation of the transfer characteristics of the PDSOI device under CVS.

In order to more intuitively understand the degradation of the PDSOI device threshold voltage and the saturation drain current in the linear region under CVS, the corresponding parameters were extracted from Figure 2, and the degradation percentage was calculated. The results are shown in Table 2. According to the calculation, after 2000 s of CVS, the saturation drain current in the linear region changes from 451.9  $\mu$ A to 364.37  $\mu$ A, the drift amount  $\Delta I_{din}$  is 87.53  $\mu$ A, the degradation percentage is 19.37%, the device threshold voltage changes from 356.829 mV to 375.460 mV, the drift amount  $\Delta V_{th}$  is 15.63 mV, and the degradation percentage is 4.38%.

**Table 2.** The V<sub>th</sub> degradation and I<sub>din</sub> degradation of the PDSOI device under CVS.

Stress Time (s)	V <sub>th</sub> (mV)	$\Delta V_{th}$ (%)	I <sub>din</sub> (μA)	$\Delta I_{din}$ (%)
0	356.829	0	451.90	0
500	365.813	2.518	421.08	7.23
1000	368.156	3.174	390.41	13.61
2000	375.460	4.38	364.37	19.37

For a typical MOS device, the threshold voltage equation can be expressed as:

$$V_{th} = 2\phi_F + \frac{\sqrt{2q\varepsilon_s\varepsilon_o NA(2\phi_F)}}{C_{ox}} + \phi_{MS} - \frac{Q_{ox}}{C_{ox}} - \frac{Q_{it}(\phi_s = 2\phi_F)}{C_{ox}}$$
(1)

In this formula,  $\phi_F$  is the Fermi potential,  $\varepsilon_o$  is the vacuum permittivity,  $\varepsilon_s$  is the permittivity of SiO<sub>2</sub>, *q* is the unit charge,  $N_A$  is the doping concentration of the substrate,  $\phi_{MS}$  is the difference in work function between the metal and the semiconductor,  $C_{ox}$  is the oxide layer capacitance,  $Q_{it}$  is the interface trap charge density at the Si/SiO<sub>2</sub> interface, and  $Q_{ox}$  is the charge density in the oxide layer. From the formula, it can be seen that the threshold voltage degradation is related to interface traps and oxide traps.

Figure 3 is a schematic diagram of the internal carrier transport process of the device under CVS, and Figure 4 is a schematic diagram of the distribution of oxide traps and interface traps on the device gate oxide.



Figure 3. The schematic diagram of carrier transport under CVS.



**Figure 4.** The distribution of the positive charge of traps in the oxide layer "+" and interfacial traps "-" in the oxide.

Under CVS, the reverse layer channel electrons of the PDSOI device move towards the polysilicon gate under the acceleration of a strong electric field and obtain energy from it. Upon reaching the gate, the electrons and the polysilicon gate lattice undergo collision ionization to produce a large number of electron–hole pairs. The holes generated at the gate under the action of the electric field tunnel go back to the oxide layer and move towards the substrate. Near the interface between the gate and the gate oxide, part of the hole is trapped by the oxide trap, forming a trap positive charge. The trap positive charge will lead to negative drift of the device threshold voltage. When high-energy electrons pass through the gate oxide, the Si-H bond and Si-O bond at the Si/SiO<sub>2</sub> interface will be broken to form a hanging bond, resulting in interface traps. The interface traps will trap the negative electrons and cause the device threshold voltage to drift positively. According to the final experimental results, the threshold voltage of the PDSOI device is positively drifted, which indicates that the interface trap dominates  $V_{\rm th}$  degradation.

#### 3.1.2. The Degradation of the Gate Current under CVS

Figure 5 shows the gate current degradation curve of the PDSOI NMOS device under CVS, and because the gate current is of the order of nA, the change in the gate current under CVS is not obvious. In order to more intuitively understand the degradation of the device gate current under CVS, the gate current  $I_g$  at the test gate voltage of 1.2 V was extracted from the figure, and the degradation percentage was calculated. The results are shown in Table 3. From the table, we can see that the device gate current increases with the increase in the stress time under CVS, and the gate current degrades by 6.75% after the device is subjected to 2000 s of CVS.



Figure 5. The gate current change curves of the PDSOI device under CVS. (a) Complete, (b) Enlarged.

Stress Time (s)	I <sub>g</sub> (nA)	ΔI <sub>g</sub> (%)
0	2.96	0
100	3.04	2.71
500	3.10	4.73
1000	3.14	6.08
2000	3.16	6.75

**Table 3.** The change in gate current measured at  $V_g = 1.2$  V.

The increase in the gate current is also related to oxide traps and interface traps [14]. According to the trap-assisted tunneling theory, the trap in the oxide layer will trap holes to form trap positive charges. The presence of the trap positive charges will enhance the local electric field in the gate oxide layer and reduce the barrier height of the gate oxide layer. The electron tunneling probability increases with the enhancement of the local electric field in the gate tunneling current of the device. The existence of the interface trap can be regarded as the transition energy level in the electron tunneling process. When testing the device gate current, the device is in an inverted state, and at this time, the interface trap will capture part of the channel electrons. The captured channel electrons have a certain probability, based on the trap energy level, of continuing to tunnel towards the gate, equivalent to the existence of an interface trap, which becomes a "springboard" in the entire tunneling process of the electrons. The increase in the interface trap will increase the probability of electron tunneling, so that the gate tunneling current increases [15,16].

## 3.2. Threshold Voltage Degradation and SILC Degradation in Relation to the Stress Time

Figure 6 shows the threshold voltage degradation of the PDSOI NMOS devices  $\Delta V_{th}/V_{th0}$  as a function of the stress time after CVS. It can be seen from the figure that in the bilogarithmic coordinates, there is a linear behavior between the threshold voltage degradation amount  $\Delta V_{th}/V_{th0}$  and the stress time, which shows that the threshold voltage degradation and the stress time obey the power rate behavior. The behavior between the two can be expressed as:

$$\lg(\Delta V_{th}) = A + n \lg t \tag{2}$$



**Figure 6.** The threshold voltage degradation of the PDSOI NMOS device  $\Delta V_{th}/V_{th0}$  varies with the stress time under CVS.

Its exponential expression is:

$$\Delta V_{th} = 10^A t^n \tag{3}$$

Above, *A* is the constant coefficient, and *n* is the time acceleration coefficient, which represents the slope of the fitted curve in the bilogarithmic coordinates, and the slope of the curve in the bilogarithmic coordinates is approximately 0.43, that is, n = 0.43.

SILC can be defined as  $(I_g - I_{g0})/I_{g0}$ , where  $I_{g0}$  is the initial gate current before stress is applied to the device, and Ig is the device gate current after stress. Figure 7 shows the SILC degradation curve of the PDSOI NMOS device with the stress time after CVS. It can be seen from the figure that the SILC degradation and stress time also show a good linear behavior in the bilogarithmic coordinates, which means that SILC and the stress time also obey the power rate behavior. Thus, the functional behavior between SILC and the stress time can be expressed as:

$$lg(SILC) = B + \alpha lgt \tag{4}$$

Its exponential expression is:

$$SILC = 10^B t^{\alpha} \tag{5}$$

Here, *B* is the constant coefficient, which is the time acceleration coefficient that represents the slope of the fitted curve in the bilogarithmic coordinates, and the slope of the curve in the bilogarithmic coordinates is approximately 0.38, that is  $\alpha = 0.38$ .

The degradation form of SILC under constant voltage stress is very similar to the degradation form of the threshold voltage. Thus, we compared the degradation of SILC under constant voltage stress with the degradation of the threshold voltage, and the results are shown in Figure 8. From the figure, we can see that the degradation of SILC and the

degradation of the threshold voltage show a good linear behavior, and the linear fitting parameter is 1.73.



Figure 7. The SILC degradation of PDSOI devices varies with the stress time under CVS.



Figure 8. Behavior between threshold voltage degradation and SILC degradation.

The drift of the device threshold voltage is due to the increase in oxide traps and interface traps, whereas the increase in the gate current is also related to the increase in oxide traps and interface traps. This means that the SILC degradation represents the accumulation of oxide traps and interface traps on the device gate oxide [17], which can be used to characterize the reliability degradation of the device gate oxide layer.

## 3.3. Soft Breakdown of PDSOI Devices under CVS

For MOS devices, the breakdown of the gate oxide can generally be divided into two types. One is intrinsic breakdown caused by electron collision ionization. The second is where the local area current surge of the gate oxide causes the temperature of the gate oxide to rise rapidly, causing  $SiO_2$  to melt and induce thermal breakdown. When the gate oxide thickness is less than 5 nm, a new breakdown mechanism affects the MOS device, namely, soft breakdown, also known as pre-breakdown or quasi-breakdown. In the process of the constant voltage stress experiments, we found that when the gate oxide (SiO<sub>2</sub>) thickness of the PDSOI device was 2 nm, soft breakdown of the device gate oxide occurred.

Figure 9 shows the gate current as a function of stress time during CVS. It can be seen from the figure that the device gate current change is not obvious at the beginning of the

stress test, but the device gate current increases sharply at T = 1075 s, which indicates that the device breaks down at this time. At this point, the gate stress is immediately removed, and the electrical characteristics of the device are tested, including the device gate current, output characteristics, and transfer characteristics.



Figure 9. Breakdown curve of a PDSOI device under CVS.

Figure 10 shows the results of the gate current test after stress removal from the PDSOI device. From the figure, it can be seen that the gate current of the PDSOI device after soft breakdown reaches 0.983  $\mu$ A at a gate voltage of 1.2 V. Compared with the initial gate current of 0.051  $\mu$ A, the gate current of the device after soft breakdown increases by approximately 20 times. After soft breakdown, the device has an approximate exponential behavior between the gate current and the gate voltage.



**Figure 10.** Gate current curve of the PDSOI device before and after soft breakdown under CVS. (a) Complete, (b) Enlarged.

Figure 11 shows the PDSOI device transfer characteristic change curve before and after soft breakdown. It can be seen from the figure that the off-state leakage current of the device under a negative gate voltage before and after the soft breakdown remains at  $10^{-10}$  to  $10^{-9}$ A. The overall curve drifts to the right along the transverse coordinate axis, which indicates that the soft breakdown does not have a great impact on the switching characteristics of the device, and the device does not fail completely at this time.



**Figure 11.** Transfer characteristic curve of the PDSOI device before and after soft breakdown under CVS. (**a**) Complete, (**b**) Enlarged.

Figure 12 shows the output characteristic change curve of the PDSOI device before and after soft breakdown. It can be seen from the figure that when the test gate voltage is 1.2 V, the output current of the device drops after soft breakdown, and the output current at 1000 s is slightly greater than the output current after soft breakdown. This is due to the electrons trapped by the interface trap that are generated during the CVS process, scattering the channel carriers and resulting in a decrease in the channel carrier mobility and a decrease in the device output current. However, the degradation of the output current at 1000 s is not significantly different from the degradation of the output current after soft breakdown, which indicates that the number of interface traps of the PDSOI device does not increases much during the period from 1000 s to soft breakdown.



**Figure 12.** Transfer output characteristic curve of the PDSOI device before and after soft breakdown under CVS.

From the above experimental results, it can be seen that the switching characteristics of the PDSOI device are basically unchanged after soft breakdown, but the gate leakage of the device increases sharply. This also means that when performing accelerated stress testing of a device, a focusing on the output characteristics or transfer characteristics of the device alone may not be sufficient to detect the presence of soft breakdown. We need to pay attention to both the change in the gate current and the SILC during stress so as to better analyze the degradation of the device gate medium reliability. In particular, when life prediction is carried out for ultra-thin gate oxide ( $T_{ox} = 2 \text{ nm}$ ) PDSOI devices through

Time-Dependent Dielectric Breakdown (TDDB) testing, the lifetime of PDSOI devices can be overestimated due to soft breakdown. Therefore, SILC can be used in TDDB testing to monitor the soft breakdown time of the device.

# 3.4. PDSOI Device SILC Degradation under Different Conditions

3.4.1. Effects of Positive and Negative Gate Voltages on the SILC Degradation of PDSOI Devices

Figure 13 shows the SILC degradation curve of PDSOI devices under positive and negative CVS. From the figure, it can be seen that the SILC degradation of PDSOI devices under positive CVS is greater than that of SILC degradation under negative CVS. In the positive CVS process, electrons undergo collision ionization at the polysilicon gate, whereas in the negative CVS process, electrons undergo collision ionization at the Si/SiO<sub>2</sub> interface, which plays a positive role in the generation of interface traps. However, holes have a chance to fall into the Si/SiO<sub>2</sub> interface, which will offset the impact of some interface traps on the device. Therefore, the SILC degradation of PDSOI devices under positive CVS is greater than SILC degradation under negative CVS.



Figure 13. SILC degradation of the PDSOI devices under positive and negative CVS.

## 3.4.2. Effect of Channel Length on the SILC Degradation of PDSOI Devices

Figure 14 shows the SILC degradation curve of the PDSOI device with the stress time under different channel lengths. It can be seen that the degree of SILC degradation of the PDSOI devices increases with the increase in the channel length. This is because under CVS, only a gate voltage bias applies to the gate of the device, and the rest of the ends are grounded. The longitudinal electric field of the device gate oxide can be considered to be uniformly distributed. The generated trap damage to the gate oxide is also approximately evenly distributed along the channel. The shorter the channel length is, the greater the proportion of trap damage to the transverse channel will be, which also means that the SILC degradation of the device will be more serious.

#### 3.4.3. The Floating Effect on the SILC Degradation of PDSOI Devices

Figure 15 shows the SILC degradation of the floating device and the H-type gate contact device with the change curve of the stress time. It can be seen from the figure that under the same stress time, the SILC degradation of the floating device is greater than that of the H-gate contact device, because the body region of the PDSOI floating device is in a suspended state. A proportion of the holes generated via collision ionization under the action of CVS accumulate in the body region of the floating device, resulting in an increase in the body potential, a decrease in the device threshold voltage, and an increase in the

electric field of the device gate. This will ultimately lead to the intensification of the SILC degradation of the floating device [18].



Figure 14. PDSOI device SILC degradation at different channel lengths.



**Figure 15.** The SILC degradation of the floating device and the H-gate contact device change curves with the stress time.

## 4. Conclusions

In this paper, the SILC degradation of PDSOI devices was investigated. The degradation of the threshold voltage and gate current of PDSOI devices under CVS and their behavior with respect to stress time were studied. The experimental results show that under CVS, the threshold voltage degradation and SILC degradation of PDSOI devices show a power function behavior, and the threshold voltage degradation and SILC degradation originate from the increase in the number of oxide traps and interface traps. This means that SILC can be used to characterize the reliability of the SILC gate oxide of the device. The soft breakdown characteristics of PDSOI devices were studied under CVS. The SILC degradation of PDSOI devices was studied under different conditions, and the results showed that the SILC degradation of PDSOI devices under positive CVS was greater than that of PDSOI devices under negative CVS. The smaller the channel length of the PDSOI device was, the more severe the SILC degradation was. The floating effect exacerbates the SILC degradation of PDSOI devices. **Author Contributions:** Conceptualization, Y.L.; methodology, Y.L.; formal analysis, Y.L.; investigation, Y.L.; writing—original draft preparation, Y.L.; writing—review and editing, Y.L.; supervision, H.L.; project administration, H.L.; funding acquisition, H.L. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was funded by the National Natural Science Foundation of China (Grant No. U2241221).

Conflicts of Interest: The authors declare no conflict of interest.

#### References

- Samanta, P.; Man, T.Y.; Zhang, Q.; Zhu, C.; Chan, M. Direct tunneling stress-induced leakage current in ultrathin HfO<sub>2</sub>/SiO<sub>2</sub> gate dielectric stacks. J. Appl. Phys. 2006, 100, 94507. [CrossRef]
- Huang, Y.; Liu, J.; Lü, K.; Chen, J. Investigation of temperature-dependent small-signal performances of TB SOI MOSFETs. J. Semicond. 2017, 38, 44006. [CrossRef]
- 3. Marc, G.; Martial, M.; Philippe, P.; Francois, A.; Sylvain, G.; Melanie, R.; Claude, M.; Olivier, D.; Nicolas, R.; Olivier, F. Impact of SOI Substrate on the Radiation Response of UltraThin Transistors Down to the 20 nm Node. *IEEE Trans. Nucl. Sci.* 2013, 60, 2583–2589.
- Petit, C.; Meinertzhagen, A.; Zander, D. Low voltage SILC and P- and N-MOSFET gate oxide reliability. *Microelectron. Reliab.* 2005, 45, 479–485. [CrossRef]
- Vianello, E.; Driussi, F.; Esseni, D.; Selmi, L.; Widdershoven, F.; van Duuren, M.J. Explanation of SILC Probability Density Distributions with Nonuniform Generation of Traps in the Tunnel Oxide of Flash Memory Arrays. *IEEE Trans. Electron Devices* 2007, 54, 1953–1962. [CrossRef]
- 6. Hu, S. The mechanism of SILC effect and its influence on Flash Memory. Sci. Technol. Innov. Rev. 2011, 105–107. [CrossRef]
- 7. Liu, H.; Zheng, X.; Hao, Y. Mechanism of stress-induced leakage current in flash memory. Acta Phys. Sin. 2005, 54, 357–361.
- Rumyantsev, S.V.; Novoselov, A.S.; Masalsky, N.V. Self-Heating Effect in Submicronic SOI-CMOS Transistors. *Russ. Microelectron.* 2021, 50, 278–285. [CrossRef]
- 9. Dutta, P.; Behera, S.; Rout, S.P. Controlling of Floating-Body and Thermal Conductivity in Short Channel SOI MOSFET at 30 nm Channel Node. *Silicon* 2021, *14*, 2803–2811. [CrossRef]
- Ielmini, D.; Spinelli, A.S.; Rigamonti, M.A.; Lacaita, A.L. Modeling of SILC based on electron and hole tunneling. I. Transient effects. *IEEE Trans. Electron Devices* 2000, 47, 1258–1265. [CrossRef]
- Wang, Y.G.; Xu, M.Z.; Tan, C.H.; Zhang, J.F.; Duan, X.R. The conduction mechanism of stress induced leakage current through ultra-thin gate oxide under constant voltage stresses. *Chin. Phys.* 2005, 14, 1886–1891.
- 12. Mannequin, C.; Gonon, P.; VallÃe, C.; Latu-Romain, L.; Bsiesy, A.; Grampeix, H.; Salan, A.; Jousseaume, V. Stress-induced leakage current and trap generation in HfO<sub>2</sub> thin films. *J. Appl. Phys.* **2012**, *112*, 074103. [CrossRef]
- 13. B1500A Semiconductor Device Analyzer-Date Sheet; Keysight Technol: Santa Rosa, CA, USA, 2019.
- 14. Chou, A.I.; Lai, K.; Kumar, K. Modeling of stress-induced leakage current in ultrathin oxides with the trap-assisted tunneling mechanism. *Appl. Phys. Lett.* **1997**, *70*, 3407–3409. [CrossRef]
- 15. Driussi, F.; Iob, R.; Esseni, D.; Selmi, L.; van Schaijk, R.; Widdershoven, F. Investigation of the Energy Distribution of Stress-Induced Oxide Traps by Numerical Analysis of the TAT of HEs. *IEEE Trans. Electron Devices* **2004**, *51*, 1570–1576. [CrossRef]
- Lanza, M.; Porti, M.; Nafría, M.; Aymerich, X.; Ghidini, G.; Sebastiani, A. Trapped charge and stress induced leakage current (SILC) in tunnel SiO<sub>2</sub> layers of de-processed MOS non-volatile memory devices observed at the nanoscale. *Microelectron. Reliab.* 2009, 49, 1188–1191. [CrossRef]
- 17. Islamov, D.R.; Gritsenko, V.A.; Perevalov, T.V.; Orlov, O.M.; Krasnikov, G.J. Charge Transport Mechanism of Stress Induced Leakage Current in Thermal Silicon Oxide. *ECS Trans.* **2016**, *75*, 57–62. [CrossRef]
- Liu, K.-J.; Chang, T.-C.; Yang, R.-Y.; Chen, C.-E.; Ho, S.-H.; Tsai, J.-Y.; Hsieh, T.-Y.; Cheng, O.; Huang, C.-T. Abnormal temperaturedependent floating-body effect on Hot-Carrier Degradation in PDSOI n-MOSFETs. *Thin Solid Film.* 2014, 572, 39–43. [CrossRef]

**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.