



Article Investigation on Dynamic Characteristics of AlGaN/GaN Lateral Schottky Barrier Diode

Haitao Zhang ^{1,2}, Xuanwu Kang ^{1,*}, Yingkui Zheng ¹, Hao Wu ^{1,3}, Ke Wei ¹, Xinyu Liu ¹, Tianchun Ye ¹ and Zhi Jin ^{1,*}

- ¹ High-Frequency High-Voltage Device and Integrated Circuits Center, Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China; zhanghaitao19@mails.ucas.edu.cn (H.Z.); zhengyingkui@ime.ac.cn (Y.Z.); wuhao@ime.ac.cn (H.W.); weike@ime.ac.cn (K.W.); xyliu@ime.ac.cn (X.L.); tcye@ime.ac.cn (T.Y.)
- ² University of Chinese Academy of Sciences, Beijing 100029, China
- ³ The Institute of Future Lighting, Academy for Engineering and Technology, Fudan University (FAET), Shanghai 200433, China
- * Correspondence: kangxuanwu@ime.ac.cn (X.K.); jinzhi@ime.ac.cn (Z.J.)

Abstract: This work investigates the transient characteristics of an AlGaN/GaN lateral Schottky barrier diode (SBD) and its recovery process with a dedicated dynamic measurement system. Both static and dynamic characteristics were measured, analyzed with the consideration of acceptor/donor traps in the C-doped buffer and GaN channel, and verified by Silvaco TCAD (technology computer aided design) simulations. The energy band, electric field, and electron concentration were monitored in the transient simulation to study the origin of the current collapse in the SBD. Using the verified model, the impact of carbon doping concentration in the buffer and the thickness of the unintentionally doped (UID) GaN channel in the transient behavior was estimated. Several observations were revealed. Firstly, the traps in the GaN channel and buffer layer have a significant impact on the current collapse of the device. A severe deterioration of current collapse increases with the SBDs with increasing density of acceptor-like traps. Secondly, the current collapse increases with the thinner UID GaN channel layer. This well-performed simulation model shows promise to be utilized for the dynamic performance optimization of GaN lateral devices.

Keywords: GaN; SBD; Schottky barrier diode; simulation; current collapse; electric field; acceptor trap; conduction band energy

1. Introduction

A GaN-based Schottky barrier diode (SBD) is a promising device for next-generation electrical power systems, attributed to its superior material properties, such as high mobility, high electric breakdown strength, and high electron saturation velocity. Moreover, the process flow of the GaN SBD is compatible with GaN high electron mobility transistor (HEMT) and metal-insulator-semiconductor HEMT (MIS-HEMT), promising for its integration in the smart GaN platform. For a high-efficiency power system, a low turn on voltage and a high breakdown voltage are preferred. Various SBD designs and process techniques have been discussed to optimize Ni/Au based SBD, including conventional (non-recessed) SBD [1], partially recessed SBD [2,3], over-etched with sidewall contacted SBD [4], hybrid [5–7], and three-dimensional (3D) anode SBD [8,9]. However, most of the solutions proposed need an additional Schottky barrier "treatment", e.g., recess or implantation, which might result in lattice damage in the Schottky region, leading to potential reliability problems [10,11].

In our previous work, a recess-free AlGaN/GaN heterojunction Schottky diode structure with a thin barrier was proposed, with a two dimensional electron gas (2DEG) being effectively preserved by silicon nitride (SiN_x) passivation grown by low pressure chemical vapor deposition (LPCVD) [12,13]. We demonstrated the static characteristics of the



Citation: Zhang, H.; Kang, X.; Zheng, Y.; Wu, H.; Wei, K.; Liu, X.; Ye, T.; Jin, Z. Investigation on Dynamic Characteristics of AlGaN/GaN Lateral Schottky Barrier Diode. *Micromachines* **2021**, *12*, 1296. https:// doi.org/10.3390/mi12111296

Academic Editors: Benoit Bakeroot and Matteo Meneghini

Received: 9 October 2021 Accepted: 19 October 2021 Published: 22 October 2021

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). SBD in our previous work, but dynamic characterization and quantitative modeling are still missing.

Most simulations of the dynamic characteristics of GaN HEMTs are on high conductive substrates (Si) [14–16], and the substrates of the devices are generally grounded or placed under a fixed negative bias voltage. When the electrical stress is applied, the substrate is at a fixed potential, thus forming a potential difference with the applied voltage on the surface of the devices. In this work, we mainly focus on physics-based simulation of the thin-barrier AlGaN/GaN SBD. Especially, the GaN has been epitaxially grown on a sapphire substrate in this work, which is highly resistive to be considered as a floating terminal. The substrate is also set as a float in the simulation process so as to study the influence of the electrical stress caused by the horizontal potential difference on the device.

In addition, there is a significant challenge to characterize the dynamic behaviors of GaN SBDs. The commonly used system to test the current collapse of GaN HEMT can only maintain the voltage and current in the same direction. Therefore, the current collapse test on the GaN SBD cannot be implemented with the conventional test system. An AccoTEST STS8200 tester has been modified to work bidirectionally, including a conventional static test on GaN SBD and current collapse, as well as achieving a voltage switch in a very short period of time.

SBDs with different anode and cathode spacing were fabricated for static and dynamic electrical measurement and simulation. The energy band, electric field, and electron concentration were monitored in the transient simulation to study the origin of the current collapse in the SBD. Using the verified model, the impact of carbon doping concentration in the buffer and the thickness of the UID GaN channel on the dynamic behavior was studied. Several observations were revealed. Firstly, the current collapse is deeply dependent on the traps in the GaN channel and the buffer layer. A severe deterioration of the current collapse and a higher recovery rate can be observed in the SBDs with increasing density of acceptor-like traps. Secondly, a more severe current collapse is observed with a decrease in the thickness of the UID GaN channel layer.

2. Device Characterization and Simulation

The schematic of the SBD is shown in Figure 1. The AlGaN/GaN heterostructure epitaxial wafer starts in a 4 inch sapphire substrate by metal organic chemical vapor deposition (MOCVD), consisting of a ~1.5 μ m C-doped GaN buffer stack, a 300 nm GaN channel, a 1 nm AlN interface enhancement layer, and a 5 nm Al_{0.25}Ga_{0.75}N barrier. On top of the AlGaN barrier is a 10 nm LPCVD SiNx, which is under the first layer field plate (FP1), and another 200 nm SiNx is in between the FP1 and FP2.



Figure 1. (a) Schematic of the Schottky barrier diode (SBD) for its measurement. (b) Schematic of the SBD for its simulation.

The dynamic measurement sequence is shown in Figure 2. In the first phase, the initial forward current (I_{AC}) was measured with an STS8200 at $V_{AC} = 1.5$ V before the stress. In the second phase, the total stress time and the stress voltage were 500 ms (T_{stress}) and 90 V ($V_{AC} = -90$ V), respectively. In the third phase, the recover current I_{AC} (@ $V_{AC} = 1.5$ V)

was measured immediately after the stress with a delay time (T_{delay}) of 10 ms. During the recovery phase, the current was measured in a pulsed mode with a short sampling time of 20 µs to avoid self-heating. In addition, the interval between each sampling was gradually increased with a total recovery time of 30 s. In the simulation for dynamic characteristics, the test sequence and settings were identical to the electrical measurement, except with a constant of 1.5 V in the recovery phase.



Figure 2. Dynamic measurement test sequence with an STS8200.

The work function of TiN is reported mostly as 4.6–5.0 eV [17–19]. Therefore, the work function of the Schottky metal was set at 4.65 eV to obtain a good fitting on the electrical measurement and the Silvaco TCAD (technology computer aided design) simulation. In addition, the value of polarization charge density in the access region, where the AlGaN barrier is passivated by SiNx, was set at 1.35×10^{13} cm⁻² by default. The 2DEG sheet charge density of the thin AlGaN/GaN barrier was very low in the area without SiNx passivation, thereby the value of polarization charge density in the Silvaco simulation under the Schottky metal was set at 2.5×10^{12} cm⁻² [20,21]. The ohmic contact-related parameter in the simulation was set at 0.5Ω mm, which is consistent with our test results.

Regarding TCAD simulation, it is widely acknowledged that the UID GaN exhibits an n-type conductivity with incomplete ionization of donors and a modest leakage [22], whereas the carbon compensation doping in the buffer layer can induce deep-level acceptor traps [23]. It has been mentioned in the literature [24] that the energy level of $E_C -1.10 \text{ eV}$ is measured in GaN, and the energy level of $E_V +0.9 \text{ eV}$ caused by carbon doping has been confirmed in many instances in the literature [14–16,25,26]. Therefore, a donor trap of Ec -1.02 eV in the UID GaN layer and an acceptor trap of Ev +0.81 eV [14,15] in the C-doped buffer layer were set in the simulation. Both the electron and hole capture cross sections for the deep donor and acceptor traps were set as $1 \times 10^{-13} \text{ cm}^2$. It is necessary to set the energy levels carefully, because the capture and emission of the traps are expressed by exponential functions of the energy levels, so any slight change in the energy levels will greatly affect the results. Finally, the electrical measurement and simulation are well fitted. Table 1 summarizes the key parameters of simulation.

Table 1. Parameters utilized in the simulation.

Parameters	Value	Unit
Schottky metal work function	4.65	eV
Polarization charge density in the access region	$1.35 imes10^{13}$	cm^{-2}
Polarization charge density in the electrode region	$2.5 imes10^{12}$	cm^{-2}
C-doping concentration in the buffer	$2 imes 10^{17}$	cm^{-3}
E_{T} of the acceptor trap in the C-doped buffer	Ev +0.81	eV
E _T of the donor trap in the UID GaN channel	Ec -1.02	eV
Electron capture cross sections	$1 imes 10^{-13}$	cm ²
Hole capture cross sections	$1 imes 10^{-13}$	cm ²

The charge trapping effects can influence the response time of capture and emission of free carriers. Taking the deep-level acceptor traps in the GaN buffer layer as an example, in the stress phase (Figure 2), the acceptor traps release holes under a high electric field, yielding negative space charges in the buffer layer [25–28], as shown in Figure 3b. The hole emission rate can be expressed as shown in Equation (1):

$$e_p = \sigma_p \nu_p N_V e^{-\frac{E_T - E_V}{kT}} \tag{1}$$

where σ_p is the capture cross section of the acceptor trap; v_p is the thermal velocity of the hole; N_V is the valence band state density; and E_T is the acceptor trap level.



Figure 3. Schematic of acceptor-trap-induced capture and emission of free carriers.

In the recovery phase (Figure 2), these negatively charged acceptor traps start to capture holes from the valence band, resulting in a GaN buffer layer that is electrically neutral, as shown in Figure 3c. The hole capture rate can be expressed as shown in Equation (2):

$$c_p = \sigma_p \nu_p p = \sigma_p \nu_p N_V e^{-\frac{\nu_F - \nu_V}{kT}}$$
(2)

where *p* is the hole density and $E_F - E_V$ is the difference between the Fermi energy level and the valence band. In Equation (2), since c_p increases with the increase in temperature, the recovery process can be accelerated at elevated temperatures. It can be seen from Equations (1) and (2) that the hole emission rate is determined by the trap energy level, and the hole capture rate is determined by the Fermi level (i.e., the hole concentration in the valence band), as shown in Figure 3.

3. Results and Discussion

The static and dynamic characteristics were carried out for different L_{AC} (4 μ m and 6 μ m). As shown in Figure 4, the measured I-V curve is in concordance with the simulated I-V curve and slightly differs for Log(I)-V curves.



Figure 4. (a) Static current-voltage characteristics in linear coordinates. (b) Static current-voltage characteristics in logarithmic coordinates.

In addition to the static current-voltage measurement, the transient measurement was carried out on GaN SBDs with $L_{AC} = 4 \ \mu m$ and $L_{AC} = 6 \ \mu m$. In the first phase (10^{-4} s to 10^{-3} s), the initial forward current (I_{AC}) was measured at $V_{AC} = 1.5$ V. In the stress phase (10^{-3} s to 500 ms), the stress voltage was 90 V ($V_{AC} = -90$ V). In the recovery phase, the forward current I_{AC} (@ $V_{AC} = 1.5$ V) was measured immediately after the stress with a delay time (T_{delay}) of 10 ms. The measured result and simulation with the model mentioned in the Section 2 are shown in Figure 5 with solid lines and circles, respectively. The current gradually increased, attributed to the slow capture of the holes in the C-doped buffer layer, leading to an increase in the 2DEG sheet charge density. The measured result is in accordance with the simulation model.



Figure 5. Dynamic measurement and simulations.

Figure 6 shows the conduction band energy distribution diagram when $V_{AC} = 1.5 \text{ V}$ at different timings; (a) t_0 is the initial state without electrical stress; (b) t_1 is 100 µs after the electrical stress; (c) t_2 is 100 ms after the electrical stress; and (d) t_3 is 100 s after the electrical stress. In Figure 6b, the conduction band energy is lifted up significantly after the reverse stress. In Figure 6c,d, the conduction band is gradually lowered and recovered after a sufficient time delay.



Figure 6. The conduction band energy distribution at different timings. (**a**) t_0 : the initial state; (**b**) t_1 ; (**c**) t_2 ; and (**d**) t_3 .

Figure 7 illustrates the ionized acceptor trap concentration when $V_{AC} = 1.5$ V at different timing; (a) t_0 is the initial state without electrical stress; (b) t_1 is 100 µs after the electrical stress; (c) t_2 is 100 ms after the electrical stress; and (d) t_3 is 100 s after the electrical stress. The concentration of the ionized acceptor traps in the C-doped buffer layer was high just after the reverse stress at t_1 . The concentration of the ionized acceptor traps gradually decreased and recovered towards the neutral state with the decrease in conduction band energy level.



Figure 7. Ionization concentration of the acceptor traps distribution at different timings. (a) t_0 : the initial state; (b) t_1 ; (c) t_2 ; and (d) t_3 .

 V_{stress} applied to the SBD yielded negative charges in the buffer and positive charges (or reduction of electrons) in the 2DEG. As shown in Figure 8, the opposite doping polarities in the UID and C-doped buffer layers could result in a *p*–*n* junction at the UID/buffer interface, which becomes reversely biased under V_{stress} with the depletion region extending into the two layers and excessive ionization of both donor and acceptor traps [13]. Moreover, the ionization of the acceptor traps in the buffer layer can result in negative space charges, leading to a significant reduction of the 2DEG sheet charge density and forward current. The higher V_{stress} or higher acceptor trap concentration in the buffer layer can yield a higher density of negative charges, causing a severe current collapse phenomenon. Likewise, the ionization of donor traps can yield positive charges, which can compensate the negative charges generated in the buffer layer, resulting in less depletion of the 2DEG under V_{stress} .



Figure 8. (a) Schematic band diagram under V_{stress} , showing the ionization of donor and acceptor traps at the unintentionally doped (UID)/C-doped GaN junction. (b) Electric field and electron concentration under V_{stress} at the UID/C-doped GaN junction.

In Figure 9a, the initial state of the SBD without reverse stress is shown. Figure 9b–d shows the electric field distribution at different timings after stress with t_1 , t_2 , and t_3 , respectively. At t_1 , the electric field at the interface between UID and C-doped buffer layer increases, leading to a significant increase in the electric field in the GaN channel. At t_2 and t_3 , the electric field gradually decreases with the decrease in the conduction band energy level.



Figure 9. The electric field distribution at different timings. (**a**) t_0 : the initial state; (**b**) t_1 ; (**c**) t_2 ; and (**d**) t_3 .

Figure 10 shows the conduction band energy, electric field, and electron concentration at $t_0 \sim t_3$ from the top surface to the bottom layer in the vertical direction of the device access region (the cutline schematic is shown in Figure 10a). It can be clearly seen in the channel region that the electric field gradually decreases and recovers towards the initial state in t_0 , as shown in Figure 10b. The electron concentration in the 2DEG gradually increases and closes to the initial state in t_0 in Figure 10c. The concentration of ionized acceptor traps increases after the electrical stress, resulting in an increase in conduction band energy, electric field in the UID GaN channel, and reduction of the electron concentration in the UID GaN channel, eventually causing the current collapse phenomenon.



Figure 10. Schematic of (**a**) the cutline location; (**b**) the electric field at different timings; (**c**) the electron concentration in the channel region at different timings; and (**d**) the conduction band energy at different timings.

Based on the model suggested above, the impact of the carbon doping concentration and the thickness of UID layer on the transient current was simulated and studied. The simulation result with increased carbon doping concentration in the C-doped buffer layer from 2×10^{17} cm⁻³ to 5×10^{17} cm⁻³ is shown in Figure 11. The current collapse at 100 µs was drastically increased and the recovery rate towards the initial current as a fresh device was evidently faster. For different carbon doping concentrations, the conduction band energy and electric field of devices at different timings was simulated and is shown in Figure 12a,b, which was along the cutline as shown in Figure 10a. For the higher carbon doping device (5×10^{17} cm⁻³), the higher electric field, the conduction band energy in the UID GaN channel region, and the more severe current collapse were observed. Furthermore, the higher electric field intensity at the UID/buffer interface was observed.



Figure 11. The transient current for the C-doping concentration at 2×10^{17} cm⁻³ and 5×10^{17} cm⁻³ in the buffer after stress.



Figure 12. (a_0-a_3) . The curve of the conduction band of the device with different carbon doping concentrations at different moment $t_0 \sim t_3$; (b_0-b_3) . The electric field of the device with different carbon doping concentrations at moments $t_0 \sim t_3$.

According to Equation (1), the traps have the same capture rate of free carriers with the same trap levels, stress voltage, and stress time. Therefore, a higher trap concentration will allow more free carriers to be released, which will lead to a severe current collapse. From Equation (2), it can be concluded that the capture of free carriers by traps is mainly determined by the Fermi level, which depends on hole concentration. The higher acceptor trap concentration has the higher capture rate, leading to a faster recovery rate towards the initial current level.

In order to reduce the problem of the current collapse of the device, we assumed that the average electric field needed to be reduced in the UID GaN layer. Based on this assumption, therefore, the impact of the UID GaN layer thickness was studied and verified by the simulation. As shown in Figure 13, the device's initial forward current at $V_{AC} = 1.5$ V is slightly higher, meanwhile the current collapse is significantly reduced, with the UID

GaN layer thickness increased from $0.3 \ \mu m$ to $0.6 \ \mu m$. This result is well agreed with the assumption. To explain the mechanism for the reduction of the current collapse, the conduction band energy and electric field of devices at different timings were simulated for different UID GaN layer thicknesses, as shown in Figure 14a,b, which was along the cutline as shown in Figure 10a. Simultaneously, lower average electric field intensity in the channel region with thicker UID was observed. As a result, the thicker UID can help to reduce the current collapse problem.



Figure 13. Current collapse for UID thicknesses of 0.3 µm and 0.6 µm.



Figure 14. (a_0-a_3) The conduction band of the device with different UID GaN channels at moments $t_0 \sim t_3$. (b_0-b_3) The electric field of the device with different UID GaN channels at moments $t_0 \sim t_3$.

Chevtchenko et al. [29,30] found a tradeoff between the breakdown voltage and dynamic R_{ON}, both of which show a strong dependence on the carbon doping concentration and the thickness of the UID GaN channel on top of the C-doped GaN buffer. It has been observed that the buffer structure with a higher carbon doping concentration and a thinner UID GaN channel on top of the C-doped GaN buffer can yield a higher breakdown voltage, but a worse dynamic performance, which is consistent with the observations and models in our paper.

4. Conclusions

Dynamic characteristics on a lateral AlGaN/GaN SBD was successfully carried out with a modified AccoTEST STS8200 tester. Both static and dynamic characteristics are well fitted by Silvaco TCAD simulation. Based on the well-verified model, predictive simulations were carried out further. Using the verified model, the impact of carbon doping concentration in the GaN buffer and the thickness of the UID GaN channel on the dynamic behavior was studied. Several observations were revealed. Firstly, the traps in the GaN channel and the buffer layer have a significant impact on the current collapse of the device. A severe deterioration of the current collapse can be observed in the SBDs with an increasing density of acceptor-like traps. Secondly, current collapse increases with a thinner UID GaN channel layer. This well preformed simulation model shows promise to be utilized for the dynamic performance optimization of GaN lateral devices.

Author Contributions: H.Z., writing—original draft; X.K., review and editing; Y.Z., H.W. and K.W., data curation; Z.J., X.L. and T.Y., project administration. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by the Natural Science Foundation of China (Grant No. 61804172); in part by the Key-Area Research and Development Program of the GuangDong Province (No. 2019B010128001); and in part by the Youth Innovation Promotion Association of CAS.

Conflicts of Interest: The authors declare no conflict of interest.

References

- Lee, G.-Y.; Liu, H.-H.; Chyi, J.-I. High-Performance AlGaN/GaN Schottky Diodes with an AlGaN/AlN Buffer Layer. *IEEE Electron. Device Lett.* 2011, 32, 1519–1521. [CrossRef]
- Park, Y.; Kim, J.J.; Chang, W.; Jang, H.G.; Na, J.; Lee, H.; Jun, C.H.; Cha, H.Y.; Mun, J.K.; Ko, S.C.; et al. Low onset voltage of GaN on Si Schottky barrier diode using various recess depths. *Electron. Lett.* 2014, 50, 1164–1165. [CrossRef]
- Lenci, S.; De Jaeger, B.; Carbonell, L.; Hu, J.; Mannaert, G.; Wellekens, D.; You, S.; Bakeroot, B.; Decoutere, S. Au-Free AlGaN/GaN Power Diode on 8-in Si Substrate With Gated Edge Termination. *IEEE Electron. Device Lett.* 2013, 34, 1035–1037. [CrossRef]
- 4. Tsou, C.-W.; Wei, K.-P.; Lian, Y.-W.; Hsu, S.S.H. 2.07-kV AlGaN/GaN Schottky Barrier Diodes on Silicon With High Baliga's Figure-of-Merit. *IEEE Electron. Device Lett.* **2016**, *37*, 70–73. [CrossRef]
- Chen, W.; Huang, W.; Wong, K.Y.; Chen, K.J. High-Performance AlGaN/GaN HEMT-Compatible Lateral Field-Effect Rectifiers. In Proceedings of the Device Research Conference, Santa Barbara, CA, USA, 23–25 June 2008; IEEE: Santa Barbara, CA, USA, 2008; pp. 287–288.
- 6. Lee, J.-G.; Park, B.-R.; Cho, C.-H.; Seo, K.-S.; Cha, H.-Y. Low Turn-On Voltage AlGaN/GaN-on-Si Rectifier with Gated Ohmic Anode. *IEEE Electron. Device Lett.* 2013, 34, 214–216. [CrossRef]
- Zhou, Q.; Jin, Y.; Shi, Y.; Mou, J.; Bao, X.; Chen, B.; Zhang, B. High Reverse Blocking and Low Onset Voltage AlGaN/GaN-on-Si Lateral Power Diode With MIS-Gated Hybrid Anode. *IEEE Electron. Device Lett.* 2015, 36, 660–662. [CrossRef]
- Ma, J.; Matioli, E. High-Voltage and Low-Leakage AlGaN/GaN Tri-Anode Schottky Diodes with Integrated Tri-Gate Transistors. IEEE Electron. Device Lett. 2017, 38, 83–86. [CrossRef]
- 9. Matioli, E.; Lu, B.; Palacios, T. Ultralow Leakage Current AlGaN/GaN Schottky Diodes with 3-D Anode Structure. *IEEE Trans. Electron. Devices* **2013**, *60*, 3365–3370. [CrossRef]
- Shashikala, B.N.; Nagabhushana, B.S. High temperature performance of Wide Bandgap Semiconductors Devices for High Power Applications. *Int. J. Eng. Sci. Technol.* 2010, 2, 7586–7591.
- Yi, C.; Wang, R.; Huang, W.; Tang, W.C.W.; Lau, K.M.; Chen, K.J. Reliability of Enhancement-Mode AlGaN/GaN HEMTs Fabricated by Fluorine Plasma Treatment. In Proceedings of the IEEE International Electron Devices Meeting, Washington, DC, USA, 10–12 December 2007; IEEE: Washington, DC, USA, 2007; pp. 389–392.
- Kang, X.; Wang, X.; Huang, S.; Zhang, J.; Fan, J.; Yang, S.; Wang, Y.; Zheng, Y.; Wei, K.; Zhi, J.; et al. Recess-Free AlGaN/GaN lateral Schottky Barrier Controlled Schottky Rectifier with Low Turn-on Voltage and High Reverse Blocking. In Proceedings of the 2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Chicago, IL, USA, 13–17 May 2018; IEEE: Chicago, IL, USA, 2018; pp. 280–283.
- 13. Kang, X.; Zheng, Y.; Wu, H.; Wei, K.; Zhang, G.; Liu, X. Thin barrier gated-edge termination AlGaN/GaN Schottky-barrier-diode with low reverse leakage and high turn-on uniformity. *Semicond. Sci. Technol.* **2021**, *36*, 094001. [CrossRef]
- Yang, S.; Han, S.; Sheng, K.; Chen, K.J. Dynamic On-Resistance in GaN Power Devices: Mechanisms, Characterizations, and Modeling. *IEEE J. Emerg. Sel. Top. Power Electron.* 2019, 7, 1425–1439. [CrossRef]
- 15. Uren, M.J.; Karboyan, S.; Chatterjee, I.; Pooth, A.; Moens, P.; Banerjee, A.; Kuball, M. "Leaky Dielectric" Model for the Suppression of Dynamic RON in Carbon-Doped AlGaN/GaN HEMTs. *IEEE Trans. Electron. Devices* **2017**, *64*, 2826–2834. [CrossRef]

- 16. Tanaka, K.; Umeda, H.; Ishida, H.; Ishida, M.; Ueda, T. Effects of hole traps on the temperature dependence of current collapse in a normally-OFF gate-injection transistor. *Jpn. J. Appl. Phys.* **2016**, *55*, 054101. [CrossRef]
- 17. Li, L.; Kishi, A.; Liu, Q.; Itai, Y.; Fujihara, R.; Ohno, Y.; Ao, J.-P. GaN Schottky Barrier Diode with TiN Electrode for Microwave Rectification. *IEEE J. Electron. Devices Soc.* **2014**, *2*, 168–173. [CrossRef]
- Liu, Y.; Kijima, S.; Sugimata, E.; Masahara, M.; Endo, K.; Matsukawa, T.; Ishii, K.; Sakamoto, K.; Sekigawa, T.; Yamauchi, H.; et al. Investigation of the TiN Gate Electrode with Tunable Work Function and Its Application for FinFET Fabrication. *IEEE Trans. Nanotechnol.* 2006, *5*, 723–730. [CrossRef]
- 19. Sjoblom, G.; Westlinder, J.; Olsson, J.; Sjoblom, G.; Westlinder, J.; Olsson, J. Investigation of the Thermal Stability of Reactively Sputter-Deposited TiN MOS Gate Electrodes. *IEEE Trans. Electron. Devices* 2005, *52*, 2349–2352. [CrossRef]
- Zhao, R.; Huang, S.; Wang, X.; Li, Y.; Shi, J.; Zhang, Y.; Fan, J.; Yin, H.; Chen, X.; Wei, K.; et al. Interface charge engineering in down-scaled AlGaN (<6 nm)/GaN heterostructure for fabrication of GaN-based power HEMTs and MIS-HEMTs. *Appl. Phys. Lett.* 2020, 116, 103502. [CrossRef]
- 21. Higashiwaki, M.; Chowdhury, S.; Miao, M.-S.; Swenson, B.L.; Van de Walle, C.G.; Mishra, U.K. Distribution of donor states on etched surface of AlGaN/GaN heterostructures. *J. Appl. Phys.* **2010**, *108*, 063719. [CrossRef]
- 22. Poblenz, C.; Waltereit, P.; Rajan, S.; Heikman, S.; Mishra, U.K.; Speck, J.S. Effect of carbon doping on buffer leakage in AlGaN/GaN high electron mobility transistors. *J. Vac. Sci. Technol. B Microelectron. Nanometer Struct.* **2004**, *22*, 1145–1149. [CrossRef]
- 23. Lyons, J.L.; Janotti, A.; Van de Walle, C.G. Carbon impurities and the yellow luminescence in GaN. *Appl. Phys. Lett.* **2010**, *97*, 152108. [CrossRef]
- Bisi, D.; Meneghini, M.; de Santi, C.; Chini, A.; Dammann, M.; Bruckner, P.; Mikulla, M.; Meneghesso, G.; Zanoni, E. Deep-Level Characterization in GaN HEMTs-Part I: Advantages and Limitations of Drain Current Transient Measurements. *IEEE Trans. Electron. Devices* 2013, 60, 3166–3175. [CrossRef]
- Gomes, J.L.; Nunes, L.C.; Sobolev, N.A.; Pedro, J.C. Memristive Properties of GaN HEMTs Containing Deep-Level Traps. *Phys. Status Solidi* 2018, 256, 1800387. [CrossRef]
- Chen, X.; Zhong, Y.; Zhou, Y.; Gao, H.; Zhan, X.; Su, S.; Guo, X.; Sun, Q.; Zhang, Z.; Bi, W.; et al. Determination of carbon-related trap energy level in (Al)GaN buffers for high electron mobility transistors through a room-temperature approach. *Appl. Phys. Lett.* 2020, 117, 263501. [CrossRef]
- 27. Koller, C.; Pobegen, G.; Ostermaier, C.; Pogany, D. Effect of Carbon Doping on Charging/Discharging Dynamics and Leakage Behavior of Carbon-Doped GaN. *IEEE Trans. Electron. Devices* **2018**, *65*, 5314–5321. [CrossRef]
- Xu, Y.; Li, Z.; Yang, X.; Shi, L.; Zhang, P.; Cao, X.; Nie, J.; Wu, S.; Zhang, J.; Feng, Y.; et al. Migration of carbon from Ga sites to N sites in GaN: A combined PAS and hybrid DFT study. *Jpn. J. Appl. Phys.* 2019, *58*, 090901. [CrossRef]
- 29. Chevtchenko, S.A.; Cho, E.; Brunner, F.; Bahat-Treidel, E.; Würfl, J. Off-state breakdown and dispersion optimization in AlGaN/GaN heterojunction field-effect transistors utilizing carbon doped buffer. *Appl. Phys. Lett.* **2012**, *100*, 223502. [CrossRef]
- Würfl, J.; Bahat-Treidel, O.H.E.; Zhytnytska, R.; Kotara, P.; Brunner, F.; Krueger, O.; Weyers, M. Techniques towards GaN Power Transistors with Improved High Voltage Dynamic Switching Properties. In Proceedings of the IEEE International Electron Devices Meeting, Washington, DC, USA, 9–11 December 2013; IEEE: Washington, DC, USA, 2013; pp. 6.1.1–6.1.4.