



Article Discrete-Time Sliding Mode Current Control for a Seven-Level Cascade H-Bridge Converter

Leonardo Comparatore ^{1,*}, Magno Ayala ¹, Yassine Kali ², Jorge Rodas ¹, Julio Pacher ¹, Alfredo Renault ¹ and Raúl Gregor ¹

- ¹ Laboratory of Power and Control Systems, Facultad de Ingeniería, Universidad Nacional de Asunción, Luque 2060, Paraguay
- ² GRÉPCI Laboratory, École de Technologie Supérieure, Montreal, QC H3C 1K3, Canada
- * Correspondence: lcomparatore@ing.una.py

Abstract: This paper deals with the implementation and performance analysis of discrete-time sliding mode (DTSM) current control applied to a seven-level cascade H-bridge converter to track three-phase reference currents for a reactive load. The converter output voltages are synthesized using a modulation scheme based on phase-shifted carrier modulation. Simulation and experimental tests have been added to demonstrate the performance of the proposed controller. At the same time, the effectiveness of the DTSM is verified under transient and steady-state conditions, respectively, by measuring the total harmonic distortion and the mean square error.

Keywords: cascade H-bridge; current control; multilevel converter; nonlinear control; sliding mode control

1. Introduction

Power electronics is a discipline that is increasingly involved in all stages of electrical energy processing, such as generation, conversion, transmission, distribution, and conditioning in its different stages and forms (CA \rightarrow CC, CC \rightarrow CA, etc.). Nevertheless, power electronic converters are restricted in their operational capabilities by switching devices, the limitations of which are imposed by the physical characteristics of semiconductor materials. In this regard, much research is being carried out around developing new semiconductor switching devices with higher voltage withstand capabilities. However, the goal of increasing the operating voltage of converters with existing circuit breakers also finds its way with the introduction of multilevel converters.

Multilevel converters are very attractive for high-power motor drives and uninterruptible power system applications [1,2]. The main reason is that they offer low harmonic content [3], higher efficiency [4], and increased device utilization at low modulation indices [5], among other features. Well-established topologies in the industrial and research area are Neutral-Point-Clamped (NPC) [6,7], Flying Capacitor (FC) [8,9], and cascade H-bridge (CHB) [10]. The NPC converter has a simple design. However, as the number of voltage levels increases, the number of clamping diodes increases, as well as the complexity of voltage balance control [11–13]. The FC and NPC converters are quite similar, as long as the clamping diodes in NPC are replaced with floating capacitors. As the number of voltage levels increases, it requires many capacitors and a complicated voltage balance control [12–14]. The CHB converter, in particular, has the attractive feature of modularity and power scalability [15,16], voltage-level redundancies (or extra degrees of freedom) [17,18], and is more reliable compared to FC and NPC converters [19].

From the point of view of applied current controllers to CHB converters, some are already presented in the literature. Decoupled control based on PI is widely used in power quality improvement applications, e.g., for a five-level CHB STATCOM [20,21]. In [20], the gains of the PI controllers depend on the parameters of the filters. In [21], the response



Citation: Comparatore, L.; Ayala, M.; Kali, Y.; Rodas, J.; Pacher, J.; Renault, A.; Gregor, R. Discrete-Time Sliding Mode Control for a Seven-Level Cascade H-Bridge Converter. *Energies* 2023, *16*, 2481. https:// doi.org/10.3390/en16052481

Academic Editors: Vítor Monteiro and Abu-Siada Ahmed

Received: 11 December 2022 Revised: 25 February 2023 Accepted: 27 February 2023 Published: 5 March 2023



Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). time reaches almost 40 ms and for a delta-connected seven-level CHB STATCOM, in [22] almost 10 ms. Furthermore, no robustness tests have been performed in any of these papers. The authors of [23,24] also used a PI as a current controller for a seven-level CHB STATCOM, and, in [25], for a 25-level version, and in [26], for a 45-level version. Although they obtained very good experimental results, the inner current controller is not their main contribution.

Lately, a fast dynamic response has been obtained with one of the most popular controllers, i.e., Model Predictive Control (MPC) variants. For a five-level CHB, the authors of [18] achieved a response time of 1 ms and reduced computational cost, and the authors of [27] proposed a long prediction horizon MPC, in which reference current tracking and common-mode voltage (CMV) minimization are achieved in a single optimization problem. In [28], an MPC is proposed as a current controller (inner loop) and a Sliding Mode Control (SMC) as a DC-link voltage regulator (outer loop). Despite all advantages of MPC, when this control is implemented in power converters, the free modulation becomes a disadvantage due to the unfixed switching frequency [29]. An interesting solution is shown in [30], for a seven-level CHB converter.

On the other hand, SMC is a nonlinear controller currently being applied to different systems and is mainly being studied in power electronics due to its simple implementation [31]. Most published articles refer to the application of this control technique (and some variants of it) to DC-DC converters [32,33], such as boost converters [34–39], buck converters [40–42], buck-boost converters [43], and, recently, to multiphase machines fed by DC-AC converters, such as two two-level voltage source converters [44,45] and matrix converters [46]. However, only a few publications are related to SMC applied to multilevel converters: NPC inverter [47] and modular multilevel converters (MMC) [48,49]. Then, there are no research studies about SMC applied to CHB as current controller, especially the seven-level version.

The paper's primary focus is the implementation of the Discrete-Time Sliding Mode (DTSM) control applied to a seven-level CHB converter, which could present many advantages in comparison to already published current controllers (mainly, its robustness since it offers a tracking error close to zero and a fast dynamic response comparable to that of the MPC). Therefore, simulation and experimental tests have been added to demonstrate the performance of this particular controller. At the same time, the effectiveness of the DTSM is verified under steady-state and transient conditions, respectively, by measuring the mean square error (MSE) and total harmonic distortion (THD).

The manuscript is organized as follows: the topology description and mathematical model of the seven-level CHB are presented in Section 2. In Section 3, the DTSM controller is described. Section 4 shows the simulation and experimental results in steady-state and transient conditions for performance analysis of the DTSM. Section 5 exposes the comparative performance of DTSM with the popular MPC technique. Finally, Section 6 summarizes the conclusion.

2. Topology Description and Mathematical Model

The three-phase seven-level CHB converter is shown in Figure 1. Each leg is composed of 3 identical H-bridge cells, which means that all DC-link voltages have the same values V_{dc} . The output voltage $v_{i\phi}$ of each cell depends on the states $s_{\phi ij}$ (0 \rightarrow open and 1 \rightarrow closed) of the four switching devices, as described by:

$$v_{i\phi} = \left(s_{\phi i1}\bar{s}_{\phi i2} - s_{\phi i3}\bar{s}_{\phi i4}\right)V_{dc} \tag{1}$$

where *i* is the corresponding cell 1, 2 or 3, *j* the corresponding switching device 1, 2, 3 or 4, and ϕ the corresponding phase *a*, *b* or *c*. However, only switches 1 and 3 are used to control one cell since they are always complementary with switches 2 and 4, respectively, to prevent short-circuit on DC-links. In this way, $v_{i\phi}$ has only three possible values, as shown in Table 1.



Figure 1. Three-phase reactive load (R_L-L_L) fed by a three-phase seven-level CHB.

Table 1. Possible voltages values for $v_{i\phi}$.

$s_{\phi i1}$	$s_{\phi i3}$	$s_{\phi i2} \ (= \bar{s}_{\phi i1})$	$s_{\phi i4} \ (= \bar{s}_{\phi i3})$	$v_{i \phi}$
0	0	1	1	0
0	1	1	0	$-V_{dc}$
1	0	0	1	$+V_{dc}$
1	1	0	0	0

The output voltage of the converter $v_{c\phi}$ can be obtained as the sum of the $v_{i\phi}$ voltages as follows:

$$v_{c\phi} = \sum_{i=1}^{3} v_{i\phi} \tag{2}$$

and referring to Table 1, the seven possible values for $v_{c\phi}$ are: $-3V_{dc}$, $-2V_{dc}$, $-V_{dc}$, 0, V_{dc} , $2V_{dc}$, and $3V_{dc}$

Considering the R_L - L_L load fed by the CHB converter as shown in Figure 1, the continuous model (for each phase) of the system is:

$$v_{c\phi} = R_L i_{L\phi} + L_L \frac{\mathrm{d}i_{L\phi}}{\mathrm{d}t} \tag{3}$$

where the load currents are defined by $i_{L\phi}$ considering that ϕ includes the corresponding phase *a*, *b* or *c*.

From Equation (3), using forward Euler discretization, we obtain:

$$i_{L\phi[k+1]} = \left(1 - \frac{R_L T_s}{L_L}\right) i_{L\phi[k]} + \frac{T_s}{L_L} v_{c\phi[k]}$$
(4)

where T_s is the sampling time and k identifies the actual discrete-time sample.

If state variables are defined by:

$$\begin{pmatrix} x_{1[k]} & x_{2[k]} & x_{3[k]} \end{pmatrix}^T = \begin{pmatrix} i_{La[k]} & i_{Lb[k]} & i_{Lc[k]} \end{pmatrix}^T$$
(5)

and the input and output variables by

$$\begin{pmatrix} u_{1[k]} & u_{2[k]} & u_{3[k]} \end{pmatrix}^T = \begin{pmatrix} v_{ca[k]} & v_{cb[k]} & v_{cc[k]} \end{pmatrix}^T$$
(6)

$$\begin{pmatrix} y_{1[k]} & y_{2[k]} & y_{3[k]} \end{pmatrix}^{T} = \begin{pmatrix} x_{1[k]} & x_{2[k]} & x_{3[k]} \end{pmatrix}^{T}$$
(7)

the state-space representation is obtained:

$$\begin{pmatrix} x_{1[k+1]} \\ x_{2[k+1]} \\ x_{3[k+1]} \end{pmatrix} = \begin{pmatrix} a_1 & 0 & 0 \\ 0 & a_1 & 0 \\ 0 & 0 & a_1 \end{pmatrix} \begin{pmatrix} x_{1[k]} \\ x_{2[k]} \\ x_{3[k]} \end{pmatrix} + \begin{pmatrix} b_1 & 0 & 0 \\ 0 & b_1 & 0 \\ 0 & 0 & b_1 \end{pmatrix} \begin{pmatrix} u_{1[k]} \\ u_{2[k]} \\ u_{3[k]} \end{pmatrix}$$
(8)

$$\begin{pmatrix} y_{1[k]} \\ y_{2[k]} \\ y_{3[k]} \end{pmatrix} = \begin{pmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 1 \end{pmatrix} \begin{pmatrix} x_{1[k]} \\ x_{2[k]} \\ x_{3[k]} \end{pmatrix}$$
(9)

where the coefficients a_1 and b_1 of Equation (8) are defined according to the following equations:

$$a_1 = \left(1 - \frac{R_L T_s}{L_L}\right) \tag{10}$$

$$b_1 = \frac{T_s}{L_L} \tag{11}$$

3. Discrete-Time Sliding Mode Current Control

In this section, the proposed controller, named DTSM, is presented. First, the design procedure is described, and then, a stability analysis is proposed. Last, the convergence time for the system is estimated.

3.1. Design Procedure

•

The synthesis control procedure consists of the following steps:

- Define the sliding surface.
- Satisfy the sliding condition by selecting the reaching law.

For the current tracking problem, the conventional discrete-time sliding surfaces are defined for i = 1, 2, 3 as follows:

$$S_{i[k]} = e_{i[k]} = x_{i[k]}^* - x_{i[k]}$$
(12)

where $e_{i[k]}$ are the current tracking errors with $x_{i[k]}^*$ as the desired load currents (reference variables are represented through the superscript *).

To satisfy the sliding conditions

$$S_{i[k]} = S_{i[k+1]} = 0 \tag{13}$$

the reaching law is chosen as:

$$S_{i[k+1]} = \Lambda S_{i[k]} - LT_s \operatorname{sign}(S_{i[k]})$$
(14)

where Λ is chosen between 0 and 1, while L > 0 and the sign is defined by:

$$\operatorname{sign}(S_{i[k]}) = \begin{cases} 1, & \text{if } S_{i[k]} > 0\\ 0, & \text{if } S_{i[k]} = 0\\ -1, & \text{if } S_{i[k]} < 0 \end{cases}$$
(15)

Then, from Equations (12) and (14), we have:

$$e_{i[k+1]} = x_{i[k+1]}^* - x_{i[k+1]} = \Lambda e_{i[k]} - LT_s \operatorname{sign}\left(e_{i[k]}\right)$$
(16)

Considering Equations (8) and (16) results in:

$$x_{i[k+1]}^* - a_1 x_{i[k]} - b_1 u_{i[k]} = \Lambda e_{i[k]} - LT_s \text{sign}(e_{i[k]})$$
(17)

Then, resolving Equation (17) gives the control law for the load currents as follows:

$$u_{i[k]} = \frac{x_{i[k+1]}^* - a_1 x_{i[k]} - \Lambda e_{i[k]} + LT_s \operatorname{sign}\left(e_{i[k]}\right)}{b_1}$$
(18)

Figure 2 shows the DTSM control scheme for the CHB converter, where the control actions represented by Equation (18) are normalized between -1 and 1 and sent to a modulator to synthesize the output voltage of the CHB converter. The modulation stage consists of the phase-shift carrier pulse width modulation (PSC-PWM) technique, considering the carrier signal amplitude equal to 1 and the carrier frequency (f_{cr}) equal to the sampling frequency.



Figure 2. Block diagram of the DTSM current control method.

3.2. Stability Analysis

The existence of a quasi-sliding mode should be discussed to prove the stability of the closed-loop system. In other words, the system is stable if the following conditions hold for i = 1, 2, 3:

$$e_{i[k]} > \varepsilon \Rightarrow -\varepsilon \le e_{i[k+1]} < e_{i[k]}$$

$$e_{i[k]} < -\varepsilon \Rightarrow e_{i[k]} < e_i(k+1) \le \varepsilon$$

$$|e_{i[k]}| \le \varepsilon \Rightarrow |e_{i[k+1]}| \le \varepsilon$$
(19)

where $\varepsilon > 0$ depicts the bandwidth of the quasi-sliding mode. In this paper, we choose $\varepsilon = LT_s$. A simplified version of Equation (16) gives for i = 1, 2, 3:

$$e_{i[k+1]} = \Lambda e_{i[k]} - LT_s \operatorname{sign}(e_{i[k]})$$
(20)

1. Assuming that $e_{i[k]} > LT_s$ means that $e_{i[k]} > 0$, sign $(e_{i[k]}) = 1$ and:

$$e_{i[k+1]} = \Lambda e_{i[k]} - LT_s$$

$$e_{i[k+1]}) - e_{i[k]} = (\Lambda - 1) e_{i[k]} - LT_s$$
(21)

since $(\Lambda - 1) < 0$, then $e_{i[k+1]} - e_{i[k]} < 0 \Rightarrow e_{i[k+1]} < e_{i[k]}$. Furthermore, $-LT_s \le e_{i[k+1]}$ can be written as:

$$\Lambda \, e_{i[k]} - LT_s \ge -LT_s \tag{22}$$

Hence,

$$e_{i[k]} \ge 0 \tag{23}$$

which is true with the assumption made.

2. Now, assuming $e_{i[k]} < -LT_s$ means that $e_{i[k]} < 0$ and $sign(e_{i[k]}) = -1$. Then, $e_{i[k]} < e_{i[k+1]}$ is similar to:

$$e_{i[k]} < \Lambda e_{i[k]} + LT_s$$

$$(1 - \Lambda) e_{i[k]} < LT_s$$
(24)

which is always true for any positive value of *L*. In addition, we can rewrite $e_{i[k+1]} < LT_s$ as:

$$\Lambda e_{i[k]} + LT_s < LT_s \tag{25}$$

which is true since $e_{i[k]} < 0$. Finally, the second condition of Equation (19) holds.

1

- 3. Now, let us assume that $|e_{i[k]}| \leq LT_s$, then:
 - a. If $e_{i[k]} > 0$, then $|e_i(k)| \le LT_s$ becomes:

$$0 < e_{i[k]} < LT_s \tag{26}$$

Multiplying Equation (26) by Λ and adding $-LT_s$ to all the parts leads to:

$$\begin{aligned} -LT_s < e_{i[k+1]} < (\Lambda - 1)LT_s < LT_s \\ |e_{i[k+1]}| \le LT_s \end{aligned} \tag{27}$$

b. If $e_{i[k]} < 0$, then $|e_{i[k]}| \le LT_s$ becomes:

$$-LT_s < e_{i[k]} < 0 \tag{28}$$

Again, by multiplying Equation (28) with Λ and adding LT_s to all the parts gives:

$$-LT_s < (1 - \Lambda)LT_s < e_{i[k+1]} < LT_s$$

$$|e_{i[k+1]}| < \varepsilon$$
(29)

Hence,

$$|e_{i[k+1]}| < \varepsilon = LT_s \tag{30}$$

This implies that the third condition of Equation (19) is always true.

As a result, the conditions in Equation (19) are met, which proves the occurrence of a convergent quasi-sliding mode. Thus, the proposed DTSM is stable.

3.3. Convergence Time

Let us suppose that $e_{i[0]} \neq 0$ and $\operatorname{sign}(e_{i[0]}) = \operatorname{sign}(e_{i[1]}) = \cdots = \operatorname{sign}(e_{i[k'_i+1]})$.

1. Firstly, assuming that $e_{i[0]} > 0$ and $e_{i[m]} > 0$ for all $m \le (k'_i + 1)$ leads to:

$$e_{i[1]} = \Lambda \ e_{i[0]} - LT_{s} \le e_{i[0]} - LT_{s}$$

$$e_{i[2]} \le e_{i[1]} - LT_{s} \le e_{i[0]} - 2LT_{s}$$

$$\vdots$$

$$e_{i[m]} \le e_{i[m-1]} - LT_{s} \le e_{i[0]} - mLT_{s}$$

$$\le |e_{i[0]}| - mLT_{s}$$
(31)

Hence, it is obvious that there exists a step $k'_i = \frac{|e_{i[0]}|}{LT_s}$ that ensures

$$|e_{i[0]}| - k'_i L T_s = 0 ag{32}$$

It follows that

$$e_{i[k'_{i}+1]} \leq |e_{i[0]}| - (k'_{i}+1)LT_{s}$$

$$< |e_{i[0]}| - k'_{i}LT_{s} = 0$$
(33)

which is contradictory to the fact that $e_{i[m]} > 0$, $\forall m \le (k'_i + 1)$.

2. Firstly, assuming that $e_{i[0]} < 0$ and $e_{i[m]} < 0$ for all $m \le (k_i^{'} + 1)$ leads to:

$$e_{i[1]} = \Lambda e_{i[0]} + LT_{s} \ge e_{i[0]} + LT_{s}$$

$$e_{i[2]} \ge e_{i[1]} + LT_{s} \ge e_{i[0]} + 2LT_{s}$$

$$\vdots$$

$$e_{i[m]} \ge e_{i[m-1]} + LT_{s} \ge e_{i[0]} + mLT_{s}$$

$$\ge -|e_{i[0]}| + mLT_{s}$$
(34)

Thus, it is obvious that $k'_i = \frac{|e_{i[0]}|}{LT_s}$ verifies

$$-|e_{i[0]}| + k'_{i}LT_{s} = 0 ag{35}$$

It follows that

$$e_{i[k'_{i}+1]} \ge -|e_{i[0]}| + (k'_{i}+1)LT_{s}$$

$$> -|e_{i[0]}| + k'_{i}LT_{s} = 0$$
(36)

which is contradictory to the fact that $e_{i[m]} < 0$, $\forall m \le (k'_i + 1)$.

This concludes that each current will reach its desired reference within at most $k'_i + 1$ steps, where for i = 1, 2, 3:

$$k_{i}^{'} = \frac{|e_{i[0]}|}{LT_{s}} \tag{37}$$

4. Simulation and Experimental Results

The performance of the DTSM controller is analyzed in steady-state and transient conditions. For steady-state conditions, the DTSM technique behavior is studied using a reference amplitude $|i_{L\phi}^*| = 1$ A and a reference frequency $f^* = 50$ Hz. For transient conditions, the analysis is performed as follows. On the one hand, after a change in the reference amplitude from 0.5 A to 1 A (with a constant reference frequency equal to 50 Hz). In addition, on the other hand, after a change in the reference frequency, from 50 Hz to 100 Hz (with constant reference amplitude and equal to 1 A). Simulation and experimental results are analyzed in terms of MSE obtained between reference and measured load currents and THD of the CHB output voltages and load currents. MSE is measured in amperes (A) and obtained as follows:

$$MSE(i_{L\phi}) = \sqrt{\frac{1}{N} \sum_{j=1}^{N} \left(i_{L\phi}^* - i_{L\phi}\right)^2}$$
(38)

where *N* is the number of samples. While THD is obtained as follows:

$$\text{THD}(\Psi_{\phi}) = \sqrt{\frac{1}{\Psi_{\phi 1}^2} \sum_{i=2}^N \Psi_{\phi i}^2}$$
(39)

where $\Psi_{\phi 1}$ corresponds to the fundamental variable (voltage or current) whereas $\Psi_{\phi i}$ is the harmonic variable (multiple of the fundamental variable).

4.1. Simulation Results

Numerical integration based on first-order Euler's algorithm has been computed to the progress of the proposed controller. MATLAB/Simulink R2018b simulations have been performed in order to verify the feasibility of the DTSM control law given by Equation (18), considering the simulation parameters listed in Table 2.

Table 2. Simulation parameter description.

Parameter	Symbol	Value	Unit
DC-link voltage	V_{dc}	30	V
Load resistance	R_L	72.2	Ω
Load inductance	L_L	10	mH
Sampling frequency	f_s	9.76	kHz
Simulation step	_	10.24	μs
Gain	λ	0.001	-
Gain	L	10	-

Figure 3 shows simulation results for phase *a* in steady-state condition. Figure 3a shows the time-evolution of the load current i_{La} and current reference i_{La}^* . Figure 3b presents the control action $u_1 = v_{ca}^*$ and CHB output voltage v_{ca} . Figure 3c,d denotes a portion of samples (two cycles) used for the computation of the MSE and THD parameters. Hence, N = 5860 in Equations (38) and (39). Figure 3c also illustrates the dynamic behavior of the current tracking error with an MSE value of 0.03829 A. Figure 3e presents the fast Fourier transform analysis of the load current i_{La} with a THD value of 3.52%. At the same time, Figure 3f presents the fast Fourier transform analysis of the fast Fourier transform analysis of the CHB output voltage v_{ca} with a THD value of 35.80%. Similar simulation results in steady-state condition were obtained for phases *b* and *c*, and Table 3 summarizes the values obtained for THD and MSE parameters.



Figure 3. Cont.



Figure 3. Simulation results for phase *a* in steady-state condition.

 Table 3. Simulation results in steady-state condition.

Parameter	Phase <i>a</i>	Phase b	Phase <i>c</i>
MSE $(i_{L\phi})$	0.03829 A	0.03864 A	0.03819 A
THD $(i_{L\phi})$	3.52%	3.52%	3.57%
THD $(v_{c\phi})$	35.80%	35.77%	36.02%

Figure 4 shows simulation results for phase *a* in transient conditions. Figure 4a shows the transient response of the load current i_{La} when a sudden change in the amplitude reference from 0.5 A to 1 A at t = 0.03 s is applied. Figure 4c demonstrates the control action $u_1 = v_{ca}^*$ value and CHB output voltage v_{ca} variation when the reference amplitude current changes. Figure 4b also presents the transient response of the load current i_{La} , for the case of a sudden change in the reference frequency from 50 Hz to 100 Hz at t = 0.03 s. Figure 4d demonstrates the control action $u_1 = v_{ca}^*$ value and the CHB output voltage v_{ca} variation when the reference frequency changes. Figure 4e,f denotes a portion of samples (two cycles) used for the computation of the MSE parameter. Hence, N = 5860 in Equation (38). The current tracking error behavior for both cases is illustrated in Figure 4e (MSE value of 0.03713 A) and Figure 4f (MSE value of 0.06109 A). Similar simulation results in transient conditions were obtained for phases b and c. To quantify the dynamic response, the results in *abc* frame are converted into the dq0 frame using Park's transformation (invariant amplitude). Figure 4g illustrates the case for current i_{Ld} when $|i_{Ld}^*| = |i_{La}^*|$ changes and Figure 4h when f^* changes; they present a rise time of 0.3 and 0.4 ms, respectively. In both cases, an overshoot of less than 1% is observed.



(a) Current tracking when $|i_{La}^*|$ changes.



(**b**) Current tracking when f^* changes.

Figure 4. Cont.

10 of 19



Figure 4. Simulation results for phase *a* (**a**–**f**) and i_{Ld} (**g**,**h**), in transient conditions.

Figure 5 shows the simulation results for phase *a* in the presence of parametric uncertainties, varying the value of the load (R_L equal to 48.13 Ω) and keeping the reference amplitude at 1 A and the reference frequency at 50 Hz. The value of R_L has also been maintained equal to 72.2 Ω in Equation (18). Figure 5a shows the time-evolution of the load current i_{La} and current reference i_{La}^* . Figure 5b presents the control action $u_1 = v_{ca}^*$ and CHB output voltage v_{ca} . Figure 5c,d denotes a portion of samples (two cycles) used for the computation of the MSE and THD parameters. Hence, N = 5860 in Equations (38) and (39). Figure 3c also illustrates the dynamic behavior of the current tracking error with an MSE value of 0.24383 A. Figure 5e presents the fast Fourier transform analysis of the load current i_{La} with a THD value of 3.70%. At the same time, Figure 5f presents the fast Fourier transform analysis of the CHB output voltage v_{ca} with a THD value of 43.28%. Similar simulation results in steady-state condition were obtained for phases *b* and *c*, and Table 4 summarizes the values obtained for THD and MSE parameters.

Table 4. Simulation results in the presence of parametric uncertainties.

Parameter	Phase <i>a</i>	Phase b	Phase c
MSE $(i_{L\phi})$	0.24383 A	0.24364 A	0.24438 A
THD $(i_{L\phi})$	3.70%	3.66%	3.77%
THD $(v_{c\phi})$	43.28%	43.32%	43.28%





100

Figure 5. Simulation results for phase *a* in the presence of parametric uncertainties.

4.2. Experimental Results

For the experimental tests of the DTSM control described in Section 3, the test equipment, shown in Figure 6, is examined to validate its effectiveness, employing an AC variable load bank as R_L (it can vary from 1 kW to 20 kW). The other electrical and control parameters are the same as described in Table 2. The seven-level CHB converter is based on CAS120M12BM2 series SiC-MOSFET half-bridge modules, and nine independent voltage DC sources. A dSPACE MicroLabBox DS1201 control unit and Simulink version 9.5 have been used to implement the DTSM control technique. RTI FPGA programming block-set version 3.9.3 and Vivado 2019.2 have been used to implement the digital modulator on the dSPACE FPGA platform. Normalization is done between -128 and +127, because the carrier signals (sawtooth) are formed from signed 8-bit digital counters. On the other hand, the SiC-MOSFET half-bridge modules have a turn-on delay time of $t_{on} = 38$ ns and a turn-off delay time of $t_{off} = 70$ ns; therefore, as established in [50], a dead time period of 1 µs is taken. Furthermore, considering a maximum switching frequency of semiconductor devices of 100 kHz, the changes in the states of $s_{\phi ij}$ (from 0 to 1, or from 1 to 0) must occur in at least 11 µs.

The choice of an n-bits counter and a sampling period of $T_s \mu s$ establishes a step of $T_s/2^n \mu s$ for each counter, i.e., the carrier signal must fit exactly in one sampling period of the controller. Another requirement is that $T_s/2^n \mu s$ must be a multiple of the FPGA clock (10 ns). With the choice of $T_s = 102.4 \mu s$, a step of 0.4 μs results for each counter. Current sensors of the CS60-100L series have been used for the experimental measurements. Finally, the acquired results through the Tektronix TDS3034C series digital oscilloscope are analyzed through MATLAB/Simulink R2018b code.



Figure 6. Experimental test equipment.

Figures 7 and 8 show the experimental results for phase *a* in steady-state condition and a load of 2 kW as R_L . Figure 7a shows the screenshot of the oscilloscope with the voltage and current in phase *a* and Figure 7b the three-phase currents. Figure 8a,b denotes a portion of samples (two cycles) used for the computation of the MSE and THD parameters. Hence, N = 6000 in Equations (38) and (39). Figure 8a also illustrates the dynamic behavior of the current tracking error with an MSE value of 0.17022 A. Figure 8c presents the fast Fourier transform analysis of the load current i_{La} with a THD value of 24.34%. At the same time, Figure 8d presents the fast Fourier transform analysis of the CHB output voltage v_{ca} with a THD value of 77.14%. Similar simulation results in steady-state conditions were obtained for phases *b* and *c*, and Table 5 summarizes the values obtained for THD and MSE parameters.



(a) Load current and CHB output voltage.

(**b**) Three-phase load currents.

Figure 7. Load currents and CHB output voltage in steady-state conditions.



Figure 8. Experimental results for phase *a* in steady-state conditions.

Fable 5. Experimenta	l results in stead	y-state conditions.
----------------------	--------------------	---------------------

Parameter	Phase <i>a</i>	Phase b	Phase <i>c</i>
MSE $(i_{L\phi})$	0.17022 A	0.17697 A	0.17940 A
THD $(i_{L\phi})$	24.34%	24.77%	25.94%
THD $(v_{c\phi})$	77.14%	76.43%	75.27%

Figures 9 and 10 show the experimental results for phase *a* in transient state conditions. Figure 9a shows the transient response of the load current i_{La} and the CHB output voltage v_{ca} when a sudden change in the amplitude reference from 0.5 A to 1 A is applied. Figure 9b also presents the transient response of the load current i_{La} and the CHB output voltage v_{ca} , for the case of a sudden change in the reference frequency, from 50 Hz to 100 Hz. Figure 10a,b denotes a portion of samples (two cycles) used for the computation of the MSE parameter. Hence, N = 6000 in Equation (38). The current tracking error behavior for both cases is illustrated in Figure 10a (MSE value of 0.19473 A) and Figure 10b (MSE value of 0.18343 A). Similar experimental results in transient conditions were obtained for phases *b* and *c*, showing a fast dynamic response during the transient.



Figure 9. Load current and CHB output voltage in transient conditions.



(a) Portion of interest for MSE when $|i_{La}^*|$ changes. (b) Portion of interest for MSE when f^* changes.

Figure 10. Experimental results for phase *a* in transient conditions.

Figures 11 and 12 show the experimental results for phase *a* in the presence of parametric uncertainties. Experimental tests were carried out by varying the load value (3 kW as R_L) and keeping the reference amplitude at 1 A and the reference frequency at 50 Hz. Figure 11a shows the screenshot of the oscilloscope with the voltage and current in phase *a* and Figure 11b the three-phase currents. Figure 12a,b denotes a portion of samples (two cycles) used for the computation of the MSE and THD parameters. Hence, N = 6000in Equations (38) and (39). Figure 12a also illustrates the dynamic behavior of the current tracking error with an MSE value of 0.19080 A. Figure 12c presents the fast Fourier transform analysis of the load current i_{La} with a THD value of 29.44%. At the same time, Figure 12d presents the fast Fourier transform analysis of the CHB output voltage v_{ca} with a THD value of 103.63%. Similar simulation results in steady-state conditions were obtained for phases *b* and *c*, and Table 6 summarizes the values obtained for THD and MSE parameters.

Table 6. Experimental results in the presence of parametric uncertainties.

Parameter	Phase <i>a</i>	Phase b	Phase <i>c</i>
MSE $(i_{L\phi})$	0.14629 A	0.14954 A	0.14383 A
THD $(i_{L\phi})$	20.37%	20.77%	21.12%
THD $(v_{c\phi})$	103.63%	104.94%	105.47%



(a) Load current and CHB output voltage.

(b) Three-phase load currents.





Figure 12. Experimental results for phase *a* in the presence of parametric uncertainties.

5. Comparison between DTSM and FCS-MPC

For comparative purposes, simulation and experimental tests have also been added for the finite-control-set model predictive control (FCS-MPC) in combination with a modulation scheme based on PSC-PWM. This paper does not describe the design procedure for this technique, because the authors have a plan to make a detailed comparative analysis in another paper, meanwhile, interested readers may refer to [51]. First, simulation tests have been added for proportional-integral (PI) control and FCS-MPC, both with PSC-PWM. The PI control law for the load currents are:

$$u_{i[k]} = K_p e_{i[k]} + T_s K_i \sum_{i=0}^k e_{i[k]}$$
(40)

with $K_p = 21$ and $K_i = 100,000$, which have been obtained heuristically based on the trial and error method. The tests are carried out using the same scheme of Figure 2, replacing the DTSM controller with PI or FCS-MPC and considering the simulation parameters listed in Table 2. Tables 7 and 8 summarize the values obtained from the simulations for the THD and MSE parameters for PI control, and Tables 9 and 10 summarize the values obtained from the simulations for the THD and MSE parameters for FCS-MPC. These results show a better performance in the current tracking of the FCS-MPC compared with PI, from the point of view of the MSE parameter. Tables 11 and 12 summarize the values obtained from the experimental tests for FCS-MPC.

Table 7. Simulation results for PI in steady-state conditions.

Parameter	Phase <i>a</i>	Phase b	Phase c
MSE $(i_{L\phi})$	0.16210 A	0.16285 A	0.16291 A
THD $(i_{L\phi})$	4.40%	4.38%	4.40%
THD $(v_{c\phi})$	44.42%	44.35%	44.45%

Parameter	Phase <i>a</i>	Phase b	Phase c
MSE $(i_{L\phi})$	0.17449 A	0.17542 A	0.17515 A
THD $(i_{L\phi})$	5.12%	5.03%	5.06%
THD $(v_{c\phi})$	66.97%	67.07%	67.30%

Table 8. Simulation results for PI in the presence of parametric uncertainties.

Table 9. Simulation results for FCS-MPC in steady-state conditions.

Parameter	Phase <i>a</i>	Phase b	Phase c
MSE $(i_{L\phi})$	0.06324 A	0.06241 A	0.06316 A
THD $(i_{L\phi})$	7.43%	7.33%	7.28%
THD $(v_{c\phi})$	40.05%	40.11%	40.19%

Table 10. Simulation results for FCS-MPC in the presence of parametric uncertainties.

Parameter	Phase <i>a</i>	Phase b	Phase <i>c</i>
MSE $(i_{L\phi})$	0.25156 A	0.25151 A	0.25238 A
THD $(i_{L\phi})$	9.33%	9.24%	9.18%
THD $(v_{c\phi})$	42.51%	42.53%	42.47%

Table 11. Experimental for FCS-MPC results in steady-state conditions.

Parameter	Phase <i>a</i>	Phase b	Phase c
MSE $(i_{L\phi})$	0.21820 A	0.21908 A	0.22471 A
THD $(i_{L\phi})$	24.90%	24.77%	24.94%
THD $(v_{c\phi})$	74.43%	74.51%	74.36%

Table 12. Experimental results for FCS-MPC in the presence of parametric uncertainties.

Parameter	Phase <i>a</i>	Phase b	Phase c
MSE $(i_{L\phi})$	0.17106 A	0.16418 A	0.17281 A
THD $(i_{L\phi})$	27.02%	26.96%	27.24%
THD $(v_{c\phi})$	96.92%	95.99%	97.14%

6. Conclusions

A real-time implementation of a discrete-time sliding mode control in combination with a modulation scheme based on phase-shifted carrier modulation was applied to a seven-level CHB converter based on SiC-MOSFET half-bridge modules.

Steady-state simulation results show that DTSM control has a 39% reduction in MSE of current tracking (0.03837 A vs. 0.06293 A on average) and a 51% reduction in THD of the load current (3.54% vs. 7.34% on average), compared to FCS-MPC. Transient-state simulation results show that DTSM control has a 9% reduction in MSE of current tracking (0.09702 A vs. 0.10645 A on average) and a similar rise-time (between 0.3 and 0.4 ms), compared to FCS-MPC.

Steady-state experimental results show that DTSM control has a 22% reduction in MSE of current tracking (0.17053 A vs. 0.22066 A on average) and a slight 1% reduction in THD of the load current (24.62% vs. 24.87% on average), compared to FCS-MPC. Transient-state experimental results show that DTSM control has a 12% reduction in MSE of current tracking (0.19761 A vs. 0.22461 A on average) and a similar rise-time (between 0.4 and 0.5 ms), compared to FCS-MPC.

From the point of view of robustness, simulation and experimental results show that DTSM control is insensitive to load parameter variations in terms of THD of the load current, compared to steady-state results (simulation: 3.71% vs. 3.54%, experimental: 24.62%

vs. 20.49% on average). In addition, in terms of MSE of current tracking, experimental results confirm that the proposed controller is robust against load parameter variations (experimental: 0.14655 A vs. 0.17053 A on average). In the robustness test, a slight increase in the THD of the output voltage is observed due to the need to synthesize a low voltage to maintain the same reference current amplitude.

The differences between simulations and experimental results are mainly due to the non-modeling of the circuits that involve the signal conditioners (digital and analog), snubbers, the switching devices, as well as the electrical noises (internal and external), and the delays associated with the digital implementation.

Author Contributions: Conceptualization, L.C., Y.K., J.P., A.R., J.R. and R.G.; methodology, L.C. and J.P. software, L.C. and J.P.; validation, L.C., J.P. and A.R.; formal analysis, L.C., Y.K., J.P., A.R., J.R. and R.G.; investigation, L.C., J.P., A.R., Y.K., M.A., J.R. and R.G.; resources, L.C., J.P., A.R., M.A., J.R. and R.G.; data curation, L.C., J.P., A.R., J.R. and R.G.; writing, original draft preparation, L.C. and M.A.; writing, review and editing, L.C., M.A. and J.R.; visualization, L.C. and J.P.; project administration, R.G., and J.R.; funding acquisition, R.G. and J.R. All authors have read and agreed to the published version of the manuscript.

Funding: This research has been funded through the Consejo Nacional de Ciencia y Tecnología (CONACYT)-Paraguay, Grant Number POSG16-05.

Conflicts of Interest: The authors declare no conflict of interest.

Abbreviations

The abbreviations used in this document are listed below:

CHB	Cascade H-bridge
DTSM	Discrete-time sliding mode
FC	Flying capacitor
FCS-MPC	Finite-control-set MPC
MPC	Model predictive control
MSE	Mean square error
NPC	Neutral-point clamped
PSC-PWM	Phase-shift carrier pulse width modulation
SMC	Sliding mode control
THD	Total harmonic distortion

References

- Bhagwat, P.M.; Stefanovic, V.R. Generalized Structure of a Multilevel PWM Inverter. IEEE Trans. Ind. Appl. 1983, IA-19, 1057–1069. [CrossRef]
- Mhiesan, H.; Umuhoza, J.; Mordi, K.; Farnell, C.; Mantooth, H.A. Evaluation of 1.2 kV SiC MOSFETs in multilevel cascaded H-bridge three-phase inverter for medium-voltage grid applications. *Chin. J. Electr. Eng.* 2019, 5, 1–13. [CrossRef]
- 3. Carrara, G.; Gardella, S.; Marchesoni, M.; Salutari, R.; Sciutto, G. A new multilevel PWM method: A theoretical analysis. *IEEE Trans. Power Electron.* **1992**, *7*, 497–505. [CrossRef]
- Tolbert, L.M.; Peng, F.Z.; Habetler, T.G. Multilevel converters for large electric drives. *IEEE Trans. Ind. Appl.* 1999, 35, 36–44. [CrossRef]
- Tolbert, L.M.; Peng, F.Z.; Habetler, T.G. Multilevel PWM methods at low modulation indices. *IEEE Trans. Power Electron.* 2000, 15, 719–725. [CrossRef]
- 6. Nabae, A.; Takahashi, I.; Akagi, H. A New Neutral-Point-Clamped PWM Inverter. *IEEE Trans. Ind. Appl.* **1981**, *IA*-17, 518–523. [CrossRef]
- 7. Jayakumar, V.; Chokkalingam, B.; Munda, J.L. A Comprehensive Review on Space Vector Modulation Techniques for Neutral Point Clamped Multi-Level Inverters. *IEEE Access* **2021**, *9*, 112104–112144. [CrossRef]
- 8. Huang, J.; Corzine, K.A. Extended operation of flying capacitor multilevel inverters. *IEEE Trans. Power Electron.* 2006, 21, 140–147. [CrossRef]
- 9. Kampitsis, G.; Batzelis, E.I.; Mitcheson, P.D.; Pal, B.C. A Clamping-Circuit-Based Voltage Measurement System for High-Frequency Flying Capacitor Multilevel Inverters. *IEEE Trans. Power Electron.* **2022**, *37*, 12301–12315. [CrossRef]
- Rodriguez, J.; Bernet, S.; Wu, B.; Pontt, J.O.; Kouro, S. Multilevel Voltage-Source-Converter Topologies for Industrial Medium-Voltage Drives. *IEEE Trans. Ind. Electron.* 2007, 54, 2930–2945. [CrossRef]

- 11. Celanovic, N.; Boroyevich, D. A comprehensive study of neutral-point voltage balancing problem in three-level neutral-pointclamped voltage source PWM inverters. *IEEE Trans. Power Electron.* **2000**, *15*, 242–249. [CrossRef]
- Hussan, M.R.; Sarwar, A.; Siddique, M.D.; Mekhilef, S.; Ahmad, S.; Sharaf, M.; Zaindin, M.; Firdausi, M. A Novel Switched-Capacitor Multilevel Inverter Topology for Energy Storage and Smart Grid Applications. *Electronics* 2020, *9*, 1703. [CrossRef]
- 13. Kumari, M.; Siddique, M.D.; Sarwar, A.; Tariq, M.; Mekhilef, S.; Iqbal, A. Recent trends and review on switched-capacitor-based single-stage boost multilevel inverter. *Int. Trans. Electr. Energy Syst.* **2021**, *31*, e12730. [CrossRef]
- 14. Lai, J.S.; Peng, F.Z. Multilevel converters-a new breed of power converters. IEEE Trans. Ind. Appl. 1996, 32, 509–517. [CrossRef]
- Teodorescu, R.; Blaabjerg, F.; Pedersen, J.K.; Cengelci, E.; Enjeti, P.N. Multilevel inverter by cascading industrial VSI. *IEEE Trans. Ind. Electron.* 2002, 49, 832–838. [CrossRef]
- Galván, L.; Gómez, P.J.; Galván, E.; Carrasco, J.M. Optimization-Based Capacitor Balancing Method with Selective DC Current Ripple Reduction for CHB Converters. *Energies* 2022, 15, 243. [CrossRef]
- Rodriguez, J.; Franquelo, L.G.; Kouro, S.; Leon, J.I.; Portillo, R.C.; Prats, M.Á.M.; Perez, M.A. Multilevel Converters: An Enabling Technology for High-Power Applications. *Proc. IEEE* 2009, *97*, 1786–1817. [CrossRef]
- Chan, R.; Kwak, S. Improved Finite-Control-Set Model Predictive Control for Cascaded H-Bridge Inverters. *Energies* 2018, 11, 355. [CrossRef]
- Hasan, N.S.; Rosmin, N.; Osman, D.A.A.; Musta'amal@Jamal, A.H. Reviews on multilevel converter and modulation techniques. *Renew. Sustain. Energy Rev.* 2017, 80, 163–174. [CrossRef]
- Haw, L.K.; Dahidah, M.S.A.; Almurib, H.A.F. A New Reactive Current Reference Algorithm for the STATCOM System Based on Cascaded Multilevel Inverters. *IEEE Trans. Power Electron.* 2015, *30*, 3577–3588. [CrossRef]
- Sajadi, R.; Iman-Eini, H.; Bakhshizadeh, M.K.; Neyshabouri, Y.; Farhangi, S. Selective Harmonic Elimination Technique With Control of Capacitive DC-Link Voltages in an Asymmetric Cascaded H-Bridge Inverter for STATCOM Application. *IEEE Trans. Ind. Electron.* 2018, 65, 8788–8796. [CrossRef]
- 22. Chang, W.N.; Liao, C.H. Design and Implementation of a STATCOM Based on a Multilevel FHB Converter with Delta-Connected Configuration for Unbalanced Load Compensation. *Energies* **2017**, *10*, 921. [CrossRef]
- Farivar, G.; Hredzak, B.; Agelidis, V.G. Decoupled Control System for Cascaded H-Bridge Multilevel Converter Based STATCOM. IEEE Trans. Ind. Electron. 2016, 63, 322–331. [CrossRef]
- Xu, C.; Chen, J.; Dai, K. Carrier-Phase-Shifted Rotation Pulse-Width-Modulation Scheme for Dynamic Active Power Balance of Modules in Cascaded H-Bridge STATCOMs. *Energies* 2020, 13, 1052. [CrossRef]
- Jung, J.; Lee, J.; Sul, S.; Son, G.T.; Chung, Y. DC Capacitor Voltage Balancing Control for Delta-Connected Cascaded H-Bridge STATCOM Considering Unbalanced Grid and Load Conditions. *IEEE Trans. Power Electron.* 2018, 33, 4726–4735. [CrossRef]
- 26. Orcajo, G.A.A.; Diez, J.R.; Cano, J.M.; Norniella, J.G.; González, J.F.P.; Rojas, C.H.; Ardura, P.; Cifrián, D. Enhancement of Power Quality in an Actual Hot Rolling Mill Plant Through a STATCOM. *IEEE Trans. Ind. Appl.* **2020**, *56*, 3238–3249. [CrossRef]
- 27. Baidya, R.; Aguilera, R.P.; Acuña, P.; Vazquez, S.; Mouton, H.d.T. Multistep Model Predictive Control for Cascaded H-Bridge Inverters: Formulation and Analysis. *IEEE Trans. Power Electron.* **2018**, *33*, 876–886. [CrossRef]
- He, T.; Wu, M.; Lu, D.D.C.; Song, K.; Zhu, J. Model Predictive Sliding Control for Cascaded H-Bridge Multilevel Converters With Dynamic Current Reference Tracking. *IEEE J. Emerg. Sel. Top. Power Electron.* 2022, 10, 1409–1421. [CrossRef]
- Kouro, S.; Perez, M.A.; Rodriguez, J.; Llor, A.M.; Young, H.A. Model Predictive Control: MPC's Role in the Evolution of Power Electronics. *IEEE Ind. Electron. Mag.* 2015, 9, 8–21. [CrossRef]
- Gregor, R.; Pacher, J.; Renault, A.; Comparatore, L.; Rodas, J. Model Predictive Control of a Modular 7-Level Converter Based on SiC-MOSFET Devices—An Experimental Assessment. *Energies* 2022, 15, 5242. [CrossRef]
- Utkin, V.I. Sliding mode control design principles and applications to electric drives. *IEEE Trans. Ind. Electron.* 1993, 40, 23–36. [CrossRef]
- 32. Tan, S.C.; Lai, Y.M.; Tse, C.K. A unified approach to the design of PWM-based sliding-mode voltage controllers for basic DC-DC converters in continuous conduction mode. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2006**, *53*, 1816–1827. [CrossRef]
- Gonzalez Montoya, D.; Ortiz, P.; Ramos-Paja, C. Fixed-frequency implementation of sliding-mode controllers for photovoltaic systems. Int. J. Energy Environ. Eng. 2019, 10, 287–305. [CrossRef]
- 34. Flores-Bahamonde, F.; Valderrama-Blavi, H.; Bosque-Moncusi, J.M.; García, G.; Martínez-Salamero, L. Using the sliding-mode control approach for analysis and design of the boost inverter. *IET Power Electron.* **2016**, *9*, 1625–1634. [CrossRef]
- 35. Abeywardana, D.B.W.; Hredzak, B.; Agelidis, V.G. A Fixed-Frequency Sliding Mode Controller for a Boost-Inverter-Based Battery-Supercapacitor Hybrid Energy Storage System. *IEEE Trans. Power Electron.* 2017, *32*, 668–680. [CrossRef]
- 36. Luo, W.; Zhao, T.; Li, X.; Wang, Z.; Wu, L. Adaptive super-twisting sliding mode control of three-phase power rectifiers in active front end applications. *IET Control Theory Appl.* **2019**, *13*, 1483–1490. [CrossRef]
- 37. Guo, B.; Su, M.; Sun, Y.; Wang, H.; Dan, H.; Tang, Z.; Cheng, B. A Robust Second-Order Sliding Mode Control for Single-Phase Photovoltaic Grid-Connected Voltage Source Inverter. *IEEE Access* **2019**, *7*, 53202–53212. [CrossRef]
- Martinez-Treviño, B.A.; El Aroudi, A.; Vidal-Idiarte, E.; Cid-Pastor, A.; Martinez-Salamero, L. Sliding-mode control of a boost converter under constant power loading conditions. *IET Power Electron.* 2019, 12, 521–529. [CrossRef]
- 39. Sabzehgar, R.; Roshan, Y.M.; Fajri, P. Modelling and sliding-mode control of a single-phase single-stage converter with application to plug-in electric vehicles. *IET Power Electron.* **2019**, *12*, 620–626. [CrossRef]

- Tan, S.C.; Lai, Y.M.; Tse, C.K.; Cheung, M.K.H. A fixed-frequency pulsewidth modulation based quasi-sliding-mode controller for buck converters. *IEEE Trans. Power Electron.* 2005, 20, 1379–1392. [CrossRef]
- 41. Meng, Z.; Shao, W.; Tang, J.; Zhou, H. Sliding-mode control based on index control law for MPPT in photovoltaic systems. *CES Trans. Electr. Mach. Syst.* **2018**, *2*, 303–311. [CrossRef]
- 42. Das, S.; Salim Qureshi, M.; Swarnkar, P. Design of integral sliding mode control for DC-DC converters. *Mater. Today Proc.* 2018, 5, 4290–4298. [CrossRef]
- 43. Shtessel, Y.; Zinober, A.; Shkolnikov, I. Sliding mode control of boost and buck-boost power converters using the dynamic sliding manifold. *Int. J. Robust Nonlinear Control* **2003**, *13*, 1285–1298. [CrossRef]
- Rodas, J.; Gonzalez-Prieto, I.; Kali, Y.; Saad, M.; Doval-Gandoy, J. Recent Advances in Model Predictive and Sliding Mode Current Control Techniques of Multiphase Induction Machines. *Front. Energy Res.* 2021, *9*, 729034. [CrossRef]
- 45. Kali, Y.; Rodas, J.; Doval-Gandoy, J.; Ayala, M.; Gonzalez, O. Enhanced Reaching-Law-Based Discrete-Time Terminal Sliding Mode Current Control of a Six-Phase Induction Motor. *Machines* **2023**, *11*, 107. [CrossRef]
- 46. Maidana, P.; Medina, C.; Rodas, J.; Maqueda, E.; Gregor, R.; Wheeler, P. Sliding-Mode Current Control with Exponential Reaching Law for a Three-Phase Induction Machine Fed by a Direct Matrix Converter. *Energies* **2022**, *15*, 8379. [CrossRef]
- Sebaaly, F.; Vahedi, H.; Kanaan, H.Y.; Moubayed, N.; Al-Haddad, K. Design and Implementation of Space Vector Modulation-Based Sliding Mode Control for Grid-Connected 3L-NPC Inverter. *IEEE Trans. Ind. Electron.* 2016, 63, 7854–7863. [CrossRef]
- da Silva, G.S.; Vieira, R.P.; Rech, C. Discrete-Time Sliding-Mode Observer for Capacitor Voltage Control in Modular Multilevel Converters. *IEEE Trans. Ind. Electron.* 2018, 65, 876–886. [CrossRef]
- 49. Yang, Q.; Saeedifard, M.; Perez, M.A. Sliding Mode Control of the Modular Multilevel Converter. *IEEE Trans. Ind. Electron.* 2019, 66, 887–897. [CrossRef]
- 50. Pacher Vega, J.C.; Rodas Benitez, J.E.; Gregor Recalde, R.I.; Rivera, M.; Renault Lopez, A.; Comparatore Franco, L.D. Efficiency analysis of a modular H-bridge based on SiC MOSFET. *Int. J. Electron. Lett.* **2019**, *7*, 59–67. [CrossRef]
- Comparatore, L.; Renault, A.; Pacher, J.; Rodas, J.; Gregor, R. Finite Control Set Model Predictive Control Strategies for a Three-Phase Seven-level Cascade H-Bridge DSTATCOM. In Proceedings of the 2018 7th International Conference on Renewable Energy Research and Applications (ICRERA), Paris, France, 14–17 October 2018; pp. 779–784. [CrossRef]

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.