

Article

Optimization-Based Capacitor Balancing Method with Customizable Switching Reduction for CHB Converters

Luis Galván * , Pablo J. Gómez , Eduardo Galván  and Juan M. Carrasco *

Electrical Engineering Department, University of Seville, 41092 Seville, Spain; pgomez@gte.esi.us.es (P.J.G.); egalvan@us.es (E.G.)

* Correspondence: lgalvan@gte.esi.us.es (L.G.); jmcarrasco@us.es (J.M.C.)

Abstract: This paper presents a method for switching reduction in cascaded H-bridge converters. Given the wide applicability of this topology, it would be especially desirable to increase its efficiency with switching losses reduction techniques. Since this type of converter requires voltage balancing methods, several modulation methods consider the possibility of combining the balancing and switching reduction goals together. In this paper, a previously disclosed optimization-based balance method was modified further to consider the switching losses in its objective function. Each commutation was penalized in proportion to the phase current and the module voltage, thus avoiding commutations that would produce the most losses but tolerating low-losses commutations. The structure of the original method was maintained so that the algorithm could be applied with minimal change. The results show that it is possible to reduce the switching up to 14% without any noticeable drawback and up to 22% at the cost of a greater DC-link ripple. It is also possible to selectively reduce the effective switching frequency of only some modules, making it significantly low. This extends the adaptability of the converter, possibly allowing hybrid converters with modules of different transistor technologies.

Keywords: capacitor balance; cascaded H-bridge converter (CHB); common-mode voltage; commutations reduction; multilevel converter; optimal control; pulse-width modulation (PWM); switching losses



Citation: Galván, L.; Gómez, P.J.; Galván, E.; Carrasco, J.M. Optimization-Based Capacitor Balancing Method with Customizable Switching Reduction for CHB Converters. *Energies* **2022**, *15*, 1976. <https://doi.org/10.3390/en15061976>

Academic Editor: Abraham Marquez

Received: 14 February 2022

Accepted: 7 March 2022

Published: 8 March 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

From its introduction to the present day, researchers have paid special attention to the development of multilevel converters, with the aim of allowing the industry to take advantage of the great number of features offered by multilevel topologies [1–3]. One of the most common multilevel converter topologies is the cascaded H-bridge converter (CHB), shown in Figure 1. Cascaded H-bridge converters play a relevant role in applications such as the integration of renewable energy [4–7], Synchronous Compensator (STATCOM) [8–11], power distribution applications [12,13] and railway traction systems [14,15].

Moreover, the CHB topology combines some interesting properties, such as modularity or independent DC sources. The latter allows the use of this topology in a new range of new possibilities in the industry, such as the integration of energy storage systems (ESS) [16]. This issue is also interesting in photovoltaic plants, where different maximum power points for each array can be tracked independently [17,18]. Depending on the application, the control of these converters focuses either on ensuring the voltage balance of the modules or on treating each module differently [19].

Emerging trends in CHB studies focus on exploiting redundancies in the topology to ensure the voltage balance in the converter. First, a solution to the DC-link voltage balance problem is given in [20] within the modulation stage. In this work, the carrier is modified, depending on the voltage of the modules, to ensure voltage balancing. A similar approach was taken in [21], where the carrier waveform was modified with the same objective. Secondly, control techniques [22–24] are revised to add triple voltage harmonics

or the zero-sequence with the aim of achieving balance. Finally, in some optimal control methods, such as [11,25], the objective functions were modified in order to include the balancing problem, benefitting from the redundancies.




Figure 1. Schematic of the CHB topology. The figure also shows the nomenclature considered in this paper, including the sign criteria and the ordering of the subscripts.

New researches are specialized in improving topology efficiency in both balanced and unbalanced situations [26,27]. In this sense, [28] explores the necessity of efficient and reliable power systems and how to improve the lifetime and performance of converters. This research considers the thermal conditions and attempts to reduce the degradation caused by over-switching without interfering with the performance. This problem takes special relevance in hybrid applications such as [29]. In these situations, a lower number of commutations can improve the lifetime of the ESS and reduce the switching losses of the modules, resulting in great economic savings. In [30–32], the modification of the modulation strategy is intended to reduce the switching losses. In [30], this strategy takes advantage of redundancies in topologies to swap module references, minimizing switching losses. However, great distortion can be produced by eliminating these commutations. In [31,32], hybrid modulation techniques were proposed to minimize switching losses while achieving good grid current quality and balancing these losses between modules. Thus, thermal and balancing conditions were considered. Subsequently, [33] went one step further by applying the half-height (HH) technique. This strategy achieves good current quality and low THD in spite of using a low switching frequency. Therefore, switching losses are maintained at an acceptable level.

The importance of reducing losses in power converters is evident. When designing new control methods, the effective switching frequency must be considered. In this regard, the present paper proposes an improvement over the method disclosed in [34] to reduce switching losses. In particular, it modifies the objective function of the method to penalize unnecessary commutations between control cycles. Additionally, the severity of commutation losses was considered, avoiding those that occur when the current is high and favoring commutations that occur when the current is low. As a result, this proposal combines DC-link voltage balance, DC voltage and ripple limitation on some selected modules, and switching losses reduction on the other modules. These three objectives and their relative importance can be configured independently for each module.

The rest of this paper is structured as follows. Section 2 describes the mathematical fundamentals of the proposed improvement. It discusses how the objective function is modified and how the different objectives interact with each other. Section 3 describes the materials and methods used to test the upgraded method. The tests include a comparison with the original method from [34] with different configurations. Section 4 describes these tests and shows their results. Section 5 discusses these results and their implications. Finally, the paper is concluded in Section 6.

2. Fundamentals and Strategy

The proposed method is based on a previously disclosed method [34] with the aim to improve it. The original method from [34] was designed for a CHB with three phases and modules per phase. It selects all modules' output voltages so that they meet a required phase-to-phase voltage while aiming to maximize a certain objective function. As a result, the method solves a linear optimization problem (LOP) in each control cycle.

The LOP constraints are related to the desired phase-to-phase voltages and to the possible outputs of the modules. The objective function is related to the modules' DC-link voltages and power. This objective function is described in terms of benefit values, which represent the improvement of increasing each module output by 1 V.

The upgrade proposed in this paper is related to the aforementioned objective function. In particular, it is proposed to consider the benefit of avoiding some unnecessary commutations. This way, the effective switching frequency of the transistors is lower, and they produce less heat, which extends their lifespan. No changes need to be made to the LOP constraints or general structure. Thus, the original algorithm can still be employed to solve the new LOP.

2.1. Variables and Constraints

As shown in Figure 1, a CHB comprises several modules in each phase. Each of these modules can produce any output voltage ($U_{11}, U_{12}, U_{21} \dots U_{32}$) within a certain range by means of PWM. By selecting different output voltages combinations, the converter currents (i_1, i_2 and i_3) and the DC-link voltages ($V_{11}, V_{12}, V_{21} \dots V_{32}$) can be manipulated in one way or another. Therefore, control methods for CHBs select these modules output voltages U_{kj} according to some goals.

The most common strategies divide the control problem into two stages. Firstly, a current regulation layer selects the total voltage (U_{T1}^*, U_{T2}^* and U_{T3}^*) that must be modulated by each phase in order to control the currents. Secondly, a modulation control layer selects one combination of output voltages U_{kj} that matches the desired total phase voltages (U_{T1}^*, U_{T2}^* and U_{T3}^*). The combination is selected according to a certain DC-link-related objective, which typically includes balancing the modules' DC-link voltages.

The method proposed in this paper is meant to be applied only in the modulation layer. It is assumed that a current regulation layer has previously calculated the desired total phase voltages (U_{T1}^*, U_{T2}^* and U_{T3}^*). According to the proposed method, the combination of modules output voltages is selected to maximize a certain objective function in a linear optimization problem. Thus, the LOP variables are the modules output voltages: $U_{11}, U_{21}, U_{31}, U_{12}, U_{22},$ etc.

These voltages must be selected according to the total phase voltages indicated by the current regulation layer. Consequently, there are some current-regulation-related constraints. The simplest way to apply these constraints is to force the desired voltage phase by phase.

$$\left. \begin{aligned} U_{11} + U_{12} + \dots + U_{1N} &= U_{T1}^* \\ U_{21} + U_{22} + \dots + U_{2N} &= U_{T2}^* \\ U_{31} + U_{32} + \dots + U_{3N} &= U_{T3}^* \end{aligned} \right\} \quad (1)$$

Although valid, this set of constraints ignores an important redundancy of the converter: the common-mode voltage. Since the neutral point of the converter is not connected to the grid or any other circuit, any common-mode voltage may be added to all phases

without having any impact on currents. Only phase-to-phase voltage needs to be observed instead of phase-to-neutral voltage. Therefore, the set of constraints given by (2) is more accurate.

$$\left. \begin{aligned} U_{11} + U_{12} + \dots + U_{1N} - U_{21} - U_{22} - \dots - U_{2N} &= U_{T1}^* - U_{T2}^* \\ U_{21} + U_{22} + \dots + U_{2N} - U_{31} - U_{32} - \dots - U_{3N} &= U_{T2}^* - U_{T3}^* \end{aligned} \right\} \quad (2)$$

In addition, due to the H-bridge topology, any module output voltage is limited by its corresponding DC-link voltage. Thus, for example, U_{11} must remain between $-V_{11}$ and $+V_{11}$.

2.2. Transition Commutations

After introducing the variables and constraints, only the objective function must be defined to determine the LOP fully. The objective function evaluates how much a LOP solution helps in achieving certain goals. Some of these goals were introduced in [34]. In this paper, one more objective is considered: the reduction of the switching losses. This goal was intended to be reached by avoiding some commutations that typically occur in the transition from one control cycle to the next.

The origin of these transition commutations was illustrated using an example in which the CHB comprises only two modules per phase, as in Figure 1. For simplicity, in this example, all DC-links were considered to stay charged at 200 V, as if they were connected to external voltage sources.

At a certain control cycle, the desired phase output voltages are 282 V for the first phase, 0 V for the second phase and -282 V for the third phase. Since only phase-to-phase voltages need to be observed, these voltages represent two constraints.

$$\left. \begin{aligned} U_{11} + U_{12} - U_{21} - U_{22} &= 282 \text{ V} - 0 \text{ V} = 282 \text{ V} \\ U_{21} + U_{22} - U_{31} - U_{32} &= 0 \text{ V} - (-282 \text{ V}) = 282 \text{ V} \end{aligned} \right\} \quad (3)$$

This linear equation system has six variables but only two linearly independent equations, so four variables may be selected arbitrarily. In LOPs, arbitrarily selected variables are known to always become saturated, either to their maximum or minimum possible values. The other two variables are chosen to meet their respective equations.

The selection of these saturated and nonsaturated variables depends on the objective function. A possible solution is as follows.

$$\left. \begin{aligned} U_{11} &= 200 \text{ V} \\ U_{12} &= 82 \text{ V} \\ U_{21} &= 200 \text{ V} \\ U_{22} &= -200 \text{ V} \\ U_{31} &= -82 \text{ V} \\ U_{32} &= -200 \text{ V} \end{aligned} \right\} \quad (4)$$

According to this solution, during the next control period, two modules need to produce 82 V and -82 V by means of PWM, while the remaining modules remain in a fixed state.

In the next control cycle, the desired phase voltages are 306 V, -57 V and -249 V, respectively. As stated previously, only the phase-to-phase voltage needs to be observed, so any common-mode voltage may be added to the three desired phase voltages. Consider the following two possible solutions (none of them necessarily being optimal):

$$\left. \begin{array}{l} U_{11} = 200 \text{ V} \\ U_{12} = 163 \text{ V} \\ U_{21} = 200 \text{ V} \\ U_{22} = -200 \text{ V} \\ U_{31} = 8 \text{ V} \\ U_{32} = -200 \text{ V} \end{array} \right\} \quad (5)$$

$$\left. \begin{array}{l} U_{11} = 163 \text{ V} \\ U_{12} = 200 \text{ V} \\ U_{21} = -200 \text{ V} \\ U_{22} = 200 \text{ V} \\ U_{31} = 8 \text{ V} \\ U_{32} = -200 \text{ V} \end{array} \right\} \quad (6)$$

In both cases, the common-mode voltage added to the three phases is 57 V, but the final combinations of the output voltages are different. If the solution given by (5) is selected, then the four modules that were previously saturated will remain saturated. No additional commutations occur other than those due to PWM. If the solution given by (6) is selected, then both modules in phase 2 have to switch from a saturated state to the other, which produces extra commutations. Furthermore, depending on the type of modulation signals, additional commutations may occur in the modules in phase 1.

These transition commutations that occur when switching between LOP solutions accumulate over the control cycles, producing losses. The proposed strategy to reduce switching losses is to consider the previous state of each module: high-saturated, low-saturated, or nonsaturated. In general, a transition where several modules are maintained on the same state (such as the transition from (4) to (5)) is more beneficial than a transition where several modules change state (such as the transition from (4) to (6)). In order to correctly define the corresponding objective function, this benefit needs to be quantified.

2.3. Objective Function for Switching Losses Reduction

Let i_k be the current in phase k with the sign shown in Figure 1 ($k \in \{1, 2, 3\}$). Let V_{kj} and U_{kj} be the DC-link voltage and the output voltage of module j in phase k ($j \in \{1, 2 \dots N\}$). The module duty cycle d_{kj} can be defined as the proportion between U_{kj} and V_{kj} .

$$d_{kj} = U_{kj} / V_{kj} \quad (7)$$

The module's previous state δ_{kj} can be defined as 1 for modules that were high-saturated on the previous control cycle, -1 for modules that were low-saturated, and 0 for the other modules. In general, it is beneficial for saturated modules to maintain their state to prevent transition commutations. Thus, if $|\delta_{kj}| = 1$, then there is some benefit in having $d_{kj} = \delta_{kj}$. For nonsaturated modules ($\delta_{kj} = 0$), the states of the transistors at the end of the control cycle are unknown, so there is no guarantee that there would be any benefit in setting d_{kj} to any particular value.

However, not all transition commutations are equally harmful. The losses produced by the commutation of a module are proportional to the product of the module DC-link voltage and the phase current. The greater these potential losses, the more important it is to prevent the commutation. Thus, it is important to avoid transition commutations when the phase current is high, but it is acceptable to have them when the phase current is close to zero (zero-current switching). A partial objective function f_S for switching reduction can be defined, as in (8).

$$f_S = \sum_{k=1}^3 \sum_{j=1}^N G_{Skj} |i_k| V_{kj} \delta_{kj} d_{kj} \quad (8)$$

G_{Skj} is a dimensionless gain representing how important it is to reduce the switching in module j of phase k . This importance is relative to the other objectives of the global

objective function. $|i_k|$ is the absolute value of the corresponding phase current. The greater $|i_k|$, V_{kj} and G_{Skj} are, the more important it is for d_{kj} to be equal to δ_{kj} . Thus, maximizing f_S prevents as many transition commutations losses as possible.

Substituting (7) into (8) and grouping known values produces the same structure used in [34] for the other partial objective functions.

$$f_S = \sum_{k=1}^3 \sum_{j=1}^N B_{Skj} U_{kj} \quad (9)$$

$$B_{Skj} = G_{Skj} \delta_{kj} |i_k| \quad (10)$$

B_{Skj} represents the marginal benefit of increasing U_{kj} by one volt regarding the aforementioned goal. Thus, if f_S was intended to be maximized alone, then modules with high B_{Skj} would become high-saturated, whereas modules with low B_{Skj} would become low-saturated.

2.4. Integration and Interaction with Other Objectives

In addition, to avoid unnecessary commutations, the modulation layer has other objectives. Two other objectives were already defined in [34] with the corresponding partial objective functions: f_V for voltage balancing, and f_P for ripple reduction. Since the LOP defined in [34] has a structure similar to the one presented here, these partial objective functions can be combined with f_S for better results.

2.4.1. Combination with DC-Link Voltage Objective

The most important objective proposed in [34] is the independent DC-link voltage control. The corresponding partial objective function is f_V .

$$f_V = \sum_{k=1}^3 \sum_{j=1}^N B_{Vkj} U_{kj} \quad (11)$$

$$B_{Vkj} = \frac{G_{Vkj} i_k (V_{kj}^* - V_{kj})}{V_{kj}} \quad (12)$$

G_{Vkj} is a dimensionless gain, similar to G_{Skj} , which represents how important it is for the corresponding module to reach the desired DC-link voltage V_{kj}^* . As with G_{Skj} , this importance is relative to other modules and other objectives.

In order to combine both objectives, the respective objective functions were added together. The resulting LOP is given by (13).

$$\left. \begin{aligned} & \max \sum_{k=1}^3 \sum_{j=1}^N (B_{Vkj} + B_{Skj}) U_{kj} \\ & \sum_{j=1}^N U_{1j} - U_{2j} = U_{T1}^* - U_{T2}^* \\ & \sum_{j=1}^N U_{2j} - U_{3j} = U_{T2}^* - U_{T3}^* \\ & U_{kj} \in [-V_{kj}, V_{kj}] \end{aligned} \right\} \quad (13)$$

When combining two or more different objectives, they may interfere with each other depending on the situation. Since the optimization problem is linear, each module behavior will correspond to the most beneficial objective in each control cycle, sometimes ignoring the others. Thus, it is important to consider how the new switching reduction objective interacts with the voltage control objective. Therefore, the partial benefit of the voltage control goal, given by (12), can be compared with the combined benefit given by (14).

$$B_{Vkj} + B_{Skj} = \frac{G_{Vkj} i_k \left(\left(V_{kj}^* + \text{sign}(i_k) \delta_{kj} \frac{G_{Skj}}{G_{Vkj}} V_{kj} \right) - V_{kj} \right)}{V_{kj}} \quad (14)$$

When comparing (14) to (12), the desired voltage is found to deviate from its original value V_{kj}^* . The deviation will sometimes be positive and sometimes negative depending on the signs of the phase current (i_k) and module previous state (δ_{kj}). This indicates that the deviation will occur in the form of voltage ripple. Since δ_{kj} and the sign function is always between -1 and $+1$, the maximum deviation of V_{kj}^* is

$$\Delta V_{kj}^* = \frac{G_{Skj}}{G_{Vkj}} V_{kj}. \quad (15)$$

Considering that V_{kj} , though oscillating, will be close to V_{kj}^* , the relative deviation of V_{kj}^* can be estimated as in (16).

$$\frac{\Delta V_{kj}^*}{V_{kj}^*} \approx \frac{G_{Skj}}{G_{Vkj}} \quad (16)$$

From this estimation, it can be said that the addition of the transition commutations reduction increase the ripple of the corresponding DC-link voltage V_{kj} . The added ripple is given by the relationship between G_{Skj} and G_{Vkj} . This provides a limit for the G_{Skj} gain depending on the acceptable ripple.

2.4.2. Combination with DC-Link Ripple Reduction

Another objective considered in [34] was the reduction of the DC ripple and the control of the DC power (for modules with ultracapacitors or other energy storage systems). According to [34], the formulation of the corresponding partial objective function requires parameterizing U_{kj} , as in (17).

$$U_{kj} = U_{kj}^* + U_{Akj} + U_{Bkj}, \quad (17)$$

For modules without any energy storage systems, where modules only need to exchange reactive power, U_{kj}^* is always null. U_{Akj} is non-negative, and U_{Bkj} is nonpositive. In addition, the benefit of increasing U_{Akj} is always lower or equal to the benefit of increasing U_{Bkj} . In this way, the objective function considers a certain benefit in U_{kj} being close to U_{kj}^* . When U_{kj}^* is 0, the instantaneous power received by the module is closer to 0, thus limiting the DC-ripple. The partial objective function f_P is as follows.

$$f_P = \sum_{k=1}^3 \sum_{j=1}^N B_{PAkj} U_{Akj} + B_{PBkj} U_{Bkj} \quad (18)$$

$$B_{PAkj} = -G_{Pkj} |i_k| \quad (19)$$

$$B_{PBkj} = +G_{Pkj} |i_k| \quad (20)$$

G_{Pkj} is a dimensionless gain similar to G_{Vkj} and G_{Skj} , and B_{PAkj} and B_{PBkj} are the partial benefits corresponding to U_{Akj} and U_{Bkj} . Please refer to [34] for more details.

In order to combine the three objectives, the respective objective functions are added together in a global objective function f , which is intended to be maximized. Gains G_{Vkj} , G_{Pkj} and G_{Skj} can be adjusted independently for each module to prioritize one or another objective according to the application.

$$f = f_V + f_P + f_S = \sum_{k=1}^3 \sum_{j=1}^N B_{Akj} U_{Akj} + B_{Bkj} U_{Bkj} \quad (21)$$

$$B_{Akj} = B_{Vkj} + B_{PAkj} + B_{Skj} = \frac{G_{Vkj}i_k(V_{kj}^* - V_{kj})}{V_{kj}} - G_{Pkj}|i_k| + G_{Skj}\delta_{kj}|i_k| \quad (22)$$

$$B_{Bkj} = B_{Vkj} + B_{PBkj} + B_{Skj} = \frac{G_{Vkj}i_k(V_{kj}^* - V_{kj})}{V_{kj}} + G_{Pkj}|i_k| + G_{Skj}\delta_{kj}|i_k| \quad (23)$$

The behavior of each module now depends on two global benefit values (B_{Akj} and B_{Bkj}) instead of just one. Their effect is now illustrated using these three cases.

- If both B_{Akj} and B_{Bkj} are high (relative to other benefit values), then there is a significant benefit in having a high value of U_{kj} . In the optimal solution, the module would probably be high-saturated;
- If both B_{Akj} and B_{Bkj} are low (i.e., if they have a big negative value), then there is a significant benefit in having a low value of U_{kj} . In the optimal solution, the module would probably be low-saturated;
- If B_{Akj} is significantly lower than B_{Bkj} (the opposite cannot occur), then there is a significant benefit in setting U_{kj} to a particular voltage U_{kj}^* , which depends on the module's desired active power. The module would probably modulate this voltage U_{kj}^* through PWM. This third case only occurs when the power control and ripple reduction objective is selected for the corresponding module ($G_{Pkj} \neq 0$); otherwise, $B_{Akj} = B_{Bkj}$.

The complete LOP is shown in (24). For simplification, U_{kj}^* was considered to be null for all modules.

$$\left. \begin{aligned} & \max \sum_{k=1}^3 \sum_{j=1}^N B_{Akj}U_{Akj} + B_{Bkj}U_{Bkj} \\ & \sum_{j=1}^N U_{A1j} + U_{B1j} - U_{A2j} - U_{B2j} = U_{T1}^* - U_{T2}^* \\ & \sum_{j=1}^N U_{A2j} + U_{B2j} - U_{A3j} - U_{B3j} = U_{T2}^* - U_{T3}^* \\ & U_{Akj} \in [0, V_{kj}] \\ & U_{Bkj} \in [-V_{kj}, 0] \end{aligned} \right\} \quad (24)$$

The experimental results from [34] showed that including the ripple reduction objective (by selecting $G_{Pkj} > 0$) produced a very high number of commutations in the corresponding modules. Equations (14)–(16) of the present paper show that the inclusion of the switching reduction objective (by selecting $G_{Skj} > 0$) produce the opposite effect: the number of commutations will decrease at the cost of increasing the ripple. Thus, these two objectives oppose each other.

For this reason, these objectives are incompatible with each other in any particular module. Consequently, for each module, it is advised that at least one of these gains (G_{Pkj} or G_{Skj}) is made null. Nevertheless, it is perfectly possible to combine modules with nonzero G_{Pkj} and modules with nonzero G_{Skj} . In fact, this is advisable when modules are being employed for different applications. The test results (later shown in Section 4) even suggest that there is some positive synergy in this combination.

On the other hand, the voltage control objective (tuned by G_{Vkj}) should always be included to ensure the balance between the modules' DC-links. An exception may be made for modules with batteries, where DC-link voltage is practically constant. The possible combinations of goals are listed below.

- Voltage control only: $G_{Vkj} > 0$; $G_{Pkj} = G_{Skj} = 0$;
- Voltage control and ripple reduction: $G_{Vkj} > 0$; $G_{Pkj} > 0$; $G_{Skj} = 0$;
- Power control only (for batteries): $G_{Pkj} > 0$; $G_{Vkj} = G_{Skj} = 0$;
- Voltage control and switching reduction: $G_{Vkj} > 0$; $G_{Skj} > 0$; $G_{Pkj} = 0$.

The first three combinations were introduced in [34], although the third one was not tested. The fourth combination is the addition from the present paper. Each module may have a different combination of gains depending on its purpose.

3. Materials and Methods

The upgraded method proposed here was tested on the same test bench as [34], thus using the same power converter and measurement instruments. In this way, it is possible to compare the results of the method with and without the upgrade. The test bench and the method are briefly described here for the reader's convenience.

3.1. Materials

The test bench includes a 20 kVA-power laboratory CHB converter with three phases and two modules per phase, as in Figure 1. Figure 2a shows an individual H-Bridge module; Figure 2b shows the whole converter, and Table 1 shows the converter's main characteristics.




Figure 2. One individual module (a) and the whole converter (b) where the tests were run.

Table 1. Converter data.

Magnitude	Value
Nominal phase-to-phase RMS voltage	400 V
Nominal RMS phase current	30 A
Type of transistors	IGBT
Phase inductance (L)	6 mH
Modules DC – link capacitance ($C_{kj} \forall k, j$)	4.1 mF
Modules maximum DC-link voltage	800 V
Modulation carrier signal frequency	2 kHz
Control frequency	4 kHz

The converter control hardware includes one local control unit per module plus a central control unit. Each local control unit consists of a Xilinx Spartan3A FPGA, the IGBT drivers, voltage sensors to measure the DC-link voltages, voltage and current sensors to measure the grid AC voltages and currents, and the necessary board for the signals' adaptation. All local control units are connected to the central control unit by means of optical fiber, which ensures galvanic isolation between modules. The central control unit includes a Xilinx Spartan-6 FPGA that manages the communication with the other six local control units. It also includes a Texas Instruments eZdsp microprocessor, which runs the whole control method along with the current control layer. The microprocessor debug software is employed as human-machine interface to configure and run the tests.

The voltage and current measurement occur in the local control units, which are also programmed to send halt signals upon any DC-link overvoltage or driver error. This

voltage, current and error information are sent to the central control unit, which acts accordingly. The control algorithm is run by the eZdsp microprocessor, though some modulation-related operations are run in parallel on the Spartan-6 FPGA to accelerate the process. When the new duty cycles have been calculated, they are sent to the local control units. This information is sent to all the modules at the same time, and the local control units use it as a synchronization signal to prevent their triangular carriers from deviating from one another. Finally, the local control units compare the corresponding duty cycle with a symmetric triangular carrier and activate the IGBTs accordingly.

The control cycle occurs twice per period of the triangular carrier. Due to the communication protocol followed by the local and central FPGAs, the activation of the IGBTs occurs a whole period of the triangular carrier after the voltage and current measurement. The central control unit considers this delay when controlling the currents.

The converter is connected to a California Instruments MX30 laboratory source. This source is configured to emulate a 400 V and 50 Hz grid. The reactive power exchanged with the source was 5 kVAR on all the tests.

A Yokogawa DLM4058 oscilloscope was employed to measure the DC-links voltages (V_{kj}) and the modules commutations. Therefore, each test is run twice, with the oscilloscope connected first to the DC-links and then to the modules' output.

3.2. Methods

In order to clarify the context in which the proposed method is run, Figure 3 shows a scheme of the general control method used during the tests. As mentioned in Section 2, the method from [34] and the proposed upgrade are applied in the modulation layer. The different parts of this control scheme are described below.




Figure 3. General control scheme. The proposed upgrade is applied to the balancing method in the modulation layer.

The left side of Figure 3 shows how the power reference P^* is obtained. The voltage set points for all the modules DC-links voltages V_{kj}^* are provided by the user and employed to calculate the desired total energy E^* to be stored in the converter. For the tests performed for this paper, V_{kj}^* was set to 200 V for each module. The actual energy E stored by the modules is calculated from the measured DC-link voltages V_{kj} . A PI regulator receives the energy error and selects the reference for the total active power P^* to be received by the converter.

A set point was manually selected for the reactive power Q^* , which for all the tests performed for this paper was 5 kVAR. The active and reactive power set points (P^* and Q^*) are provided to a current regulation layer, along with the measured grid voltages V_{Gk} and currents i_k . The current regulation layer, located in the middle of Figure 3, selects the necessary phase voltages (U_{T1}^* , U_{T2}^* and U_{T3}^*) for the converter to exchange the desired active and reactive power. A typical dq approach was used, with the d axis aligned with the voltage of the grid. The desired current d and q components were calculated from the power set points and controlled through PI regulators. The resulting phase voltages (U_{T1}^* , U_{T2}^* and U_{T3}^*) passed to the modulation layer.

The modulation layer consists of the upgrade proposed in this paper. As stated in Section 2, this method is configured using the gains G_{Vkj} , G_{Pkj} and G_{Skj} . Gain G_{Vkj} is

responsible for the modules DC-link voltages V_{kj} to follow their set points V_{kj}^* . Gain G_{Pkj} is responsible for the DC power following and ripple reduction. No individual power references are necessary, as the converter does not include batteries or ultracapacitors. Thus, gain G_{Pkj} only affects the DC-link voltage ripple: the greater G_{Pkj} is for a module, the lower its ripple is expected to be. Finally, gain G_{Skj} is responsible for avoiding the aforementioned transition commutations. The greater G_{Skj} is for a module, the lower its effective switching frequency is expected to be. If G_{Skj} is set to 0 in all modules, the method behaves as in [34] and can be used for comparison. During the tests, G_{Vkj} is set to 1 in all modules. G_{Pkj} and G_{Skj} are set independently for each module and are different on each test.

The method applied in the modulation layer includes the following steps:

1. Calculate B_{Akj} and B_{Bkj} as in (22) and (23);
2. Solve the LOP given by (24). The simplex method is appropriate to solve the LOP, but during the tests, a faster algorithm from [29] and [35] was used;
3. Obtain U_{kj} as follows;

$$U_{kj} = U_{Akj} + U_{Bkj} \quad (25)$$

4. Update δ_{kj} for the next control cycle as in (26).

$$\delta_{kj} = \begin{cases} +1 & \text{if } U_{kj} = +V_{kj} \\ -1 & \text{if } U_{kj} = -V_{kj} \\ 0 & \text{otherwise} \end{cases} \quad (26)$$

The initial value of δ_{kj} is 0 for all modules. Once the desired output voltages U_{kj} are obtained for all modules, the corresponding duty cycles are calculated and sent to the local control units. Finally, the duty cycles are applied, and the modules' output voltages U_{kj} are obtained by means of PWM.

4. Tests and Results

The results of six tests are shown in this section. For all tests, the DC-links are first precharged by leaving all IGBTs open, then gains (G_{Vkj} , G_{Pkj} and G_{Skj}) are configured, and the reactive power reference is set to 5 kVAr (capacitive). A ramp reference is given to all DC-link voltages until their final set point is 200 V for each DC-link. Once a permanent state was reached, a screenshot of the oscilloscope was taken. For coherence, each module is always assigned the same color on the oscilloscope screen. These colors are shown in Table 2.

Table 2. Oscilloscope color assigned to each module.

Module	Phase 1	Phase 2	Phase 3
First	Yellow	Green	Purple
Second	Blue	Red	Orange

The first test simply intends to check the behavior of the original method from [34] without any upgrade. In this way, it is possible to compare the performance of the proposed upgrade with the original method. In this first test, G_{Vkj} is set to 1, whereas G_{Pkj} and G_{Skj} are set to 0, so the optimization method only searches for DC-link voltage balance. The results of this test are shown in Figure 4, including DC-link ripple and modules output.




Figure 4. First test results, without switching reduction or power following objectives: (a) DC-link voltage ripple (25 V/dv) vs. time (50 ms/div); (b) Modules output voltages for 2.5 grid periods.

The DC-link average voltage ripple is 13 V, and there are several commutations distributed among all the modules. The high switching frequency obscures the modulated wave shape, although it is possible to see when the output of each module is mostly high or mostly low. In many cases, the modulation is more similar to bipolar modulation than to unipolar modulation; the blue and green lines show good examples. This type of modulation is generally undesirable because it produces more transistor commutations and poorer current quality than unipolar modulation.

The second test aims to improve the previous result using the proposed upgrade. In particular, by selecting $G_{Skj} = 0.01$ for all modules, a small weight was given to the proposed partial objective function. The results are shown in Figure 5.




Figure 5. Second test results, with small gain for switching reduction on all modules ($G_{Skj} = 0.01$): (a) DC-link voltage ripple (25 V/dv) vs. time (50 ms/div); (b) Modules output voltages for 2.5 grid periods.

The DC-link ripple is not significantly greater than in the previous test. The number of commutations decreased, and the modulation was then closer to unipolar. In general, the results of the second test are better than those of the first.

On the third test, G_{Skj} was increased to 0.1, producing the results shown in Figure 6. The voltage ripple was about 31 V, more than double that in the previous two tests. The modulation is now almost only unipolar, with each module output clearly indicating the shape of the voltage wave.




Figure 6. Third test results, with greater gain for switching reduction on all modules ($G_{Skj} = 0.1$): (a) DC-link voltage ripple (25 V/div) vs. time (50 ms/div); (b) Modules output voltages for 2.5 grid periods.

Similar to a level-shifted PWM, only one module commutes in each phase, while the other remains saturated. One module of each phase produces the positive voltage (yellow, red and orange lines), whereas the other produces the negative voltage. In addition, only two modules remain nonsaturated at any given time. This indicates that the algorithm is using common-mode voltage to avoid switching several modules at a time.

On the fourth test, G_{Skj} was set back to 0 for one module on each phase (yellow, green and purple lines). For the other modules, G_{Skj} retained its value of 0.1. Thus, switching was penalized only for one module per phase (blue, red and orange lines). The results are shown in Figure 7.

As expected, the number of commutations is minimal in the modules where switching is penalized. Modulation is performed mainly by the other modules. Regarding the DC-link voltage, modules with penalized switching have 22.5 V ripple, whereas the other modules have about 13 V ripple, similar to the first test. However, treating the modules differently also produces some unbalance. The modules with switching penalty oscillate around 195 V, whereas the other modules have approximately 205 V on average.

The original method from [34] also had the possibility of dealing with each module differently. In particular, for an application where the low ripple is more important for some modules and a low number of switching is important for other modules, a nonzero value of G_{Pkj} could be given to the former. This configuration penalizes the ripple on some modules, forcing them to concentrate on the commutations.

This was tested in test number five for comparison. In particular, G_{Pkj} was set to 0.1 for three modules (yellow, green and purple) and to 0 for the other modules. G_{Skj} was set to 0 for all modules, thus deactivating the proposed upgrade. The results are shown in Figure 8.




Figure 7. Fourth test results, with switching penalization on half of the modules ($G_{Sk2} = 0.1$): (a) DC-link voltage ripple (25 V/div) vs. time (50 ms/div); (b) Modules output voltages for 2.5 grid periods.




Figure 8. Fifth test results, with ripple penalization on the other half of the modules ($G_{Pk1} = 0.1$): (a) DC-link voltage ripple (25 V/div) vs. time (50 ms/div); (b) Modules output voltages for 2.5 grid periods.

When comparing the results from the fourth and fifth tests, the former was shown to produce less switching, whereas the latter produces a lower ripple. The fifth test also produces some unbalance in the opposite direction than the previous test.

The final test combined the settings of the previous two tests. In each phase, the ripple was penalized in one module ($G_{Pk1} = 0.1$) and the switching was penalized in the other module ($G_{Sk2} = 0.1$). This test searches for the combined advantages of the previous two. The results are shown in Figure 9.




Figure 9. Sixth test results, each phase contains one module with ripple penalization ($G_{Pk1} = 0.1$) and another with switching penalization ($G_{Sk2} = 0.1$): (a) DC-link voltage ripple (25 V/div) vs. time (50 ms/div); (b) Modules output voltages for 2.5 grid periods.

As shown, the result of both types of penalizations (ripple and switching) combined to produce a better result than any of them separately. Modules with switching penalization have the same or fewer commutations than in test number 4. The ripple in said modules is similar to the ripple they had in tests 1 and 2. The other modules have a very low ripple, similar (though not as low) as they had in test number 5. More importantly, the imbalance was corrected.

Table 3 shows the ripple amplitude of each DC-link for each test. These values were obtained from the figures shown in this section and correspond to the difference between the maximum and minimum voltages shown in the figures.

Table 3. DC-link voltage ripple on each test (V).

Test	Phase 1		Phase 2		Phase 3	
	Module 1	Module 2	Module 1	Module 2	Module 1	Module 2
1	12.5	12.5	12.5	10	12.5	17.5
2	15	12.5	12.5	12.5	17.5	12.5
3	32.5	30	30	30	32.5	32.5
4	15	22.5	12.5	22.5	12.5	22.5
5	0 *	7.5	0 *	7.5	0 *	7.5
6	3.75	15	2.5	15	3.75	12.5

0 * indicates that the voltage ripple is indistinguishable from the noise.

The effective switching frequency experienced by the transistors is given in Table 4. These values were obtained by counting the number of times that each module changes state in the figures. Please note that a 1 Hz frequency would mean that each transistor of the module opens and closes once per second. The maximum possible switching frequency is the triangular carrier frequency (i.e., 2 kHz). For comparison, the transistor switching frequency would be 2 kHz on a phase-shift PWM and 1 kHz on a level-shifted PWM.

During the tests, the phase current wave was checked using a grid analyzer. No significant changes were found between the current wave and that of [34]. This only signifies that the achieved switching reduction had no impact on the phase currents.

Table 4. Effective transistors' switching frequency (Hz).

Test	Phase 1		Phase 2		Phase 3	
	Module 1	Module 2	Module 1	Module 2	Module 1	Module 2
1	690	1100	1200	810	835	875
2	780	740	750	815	960	690
3	820	610	610	770	605	870
4	1220	200	1285	190	1460	200
5	1980	780	1960	790	1990	785
6	1950	280	1940	230	1950	270

5. Discussion

The first test already shows a lower average switching frequency (918.33 Hz) than the corresponding level-shifted PWM. This occurs because the original method from [34] is allowed to use a common-mode voltage. In that case, the theoretical limit for the effective switching frequency would be 666.67 Hz instead of 1 kHz because only two modules (instead of three) need to use PWM on each control cycle.

On the second test, the effective switching frequency is reduced to an average of 789.16 Hz. This means that the proposed upgrade produces 14% fewer commutations than the original method from [34]. It should be noted that 14% fewer commutations do not mean 14% fewer switching losses. As previously stated in Section 2, the method selectively avoids the commutations that would produce the most losses but allows commutations on phases whose current is low. Thus, the switching losses are reduced by more than 14%.

In addition, the ripple does not increase significantly compared to the previous test. According to (16), the ripple produced by the switching avoidance should be about 1% of the DC-link voltage. Since the desired DC-link voltages are set to 200 V, this ripple should be about 2 V. The extra ripple measured is 0.83 V, which is insignificant compared to the original 13 V ripple. No current distortion was found during the second test, so it can be said that the method would save more than 14% of the switching losses with practically no drawback.

The third test shows that the method can reduce the effective switching frequency to an average of 714.16 Hz. This corresponds to a 22% reduction in commutations with the respective reduction of the switching losses. However, this time, there is a drawback in the form of the DC-link ripple. According to the estimation given by (16), the ripple produced by the upgrade would be on the order of 20 V, which roughly corresponds to an increase in the ripple compared to the first test. This test validates the formula as an estimation.

For a STATCOM, where voltage ripple is expected on the capacitors, it is important to consider whether it is preferable to have the extra ripple on the capacitors or the extra switching on the transistors. With the proposed method, it is now possible to simulate the whole Pareto frontier and design the STATCOM accordingly. Once built, it is still possible to adjust the position in the frontier by shifting the value of G_{Skj} . The proposed method gives a wider range of choices in this respect.

For other applications, such as photovoltaic generation or energy storage (with batteries or ultracapacitors), the ripple is undesirable. Photovoltaic applications require stable DC voltage for maximum power point tracking, and batteries and ultracapacitors would consume small fractions of charge cycles due to the current ripple. Fortunately, the proposed upgrade was made compatible with the ripple reduction technique employed in [34].

The results of the fourth, fifth and sixth tests show the interaction between both techniques (i.e., the original method from [34] and the proposed upgrade). When comparing the combination of objectives to the switching reduction alone, it was found that the ripple decreases from 13 V down to less than 3 V on the desired modules. On the other hand, when comparing the combined techniques to ripple reduction alone, the total number of commutations is reduced by 20%. Moreover, the reduction of the effective switching frequency in the selected modules is greater than 66%.

The two techniques interact well together, correcting each other's imbalance and reducing the ripple that the proposed upgrade would cause on its own. This shows that, in hybrid applications, the gains of each module can be tuned according to the module application.

- Modules for reactive power compensation, whose DC-link typically includes only capacitors, can afford a higher ripple. In these modules, G_{Vkj} should be relatively high to ensure balance, and G_{Pkj} should be left null. G_{Skj} , which is expected to have a medium value, can be selected according to the affordable extra ripple, possibly using the estimation given by (16);
- Modules connected to photovoltaic panels cannot afford that much ripple. For these modules, G_{Vkj} is the most important gain and should have the highest value. As long as the ripple is small, a low value of G_{Skj} may be acceptable. If the ripple is unacceptable, then a low value of G_{Pkj} may be used instead. It is also possible to leave both G_{Skj} and G_{Pkj} to 0;
- In modules with ultracapacitors, the DC-link voltage is more stable, but the ultracapacitors can suffer from the current ripple. In this case, G_{Skj} must be null to prevent damage. G_{Pkj} should be the dominant gain to prevent current ripple and allow the module to respond quickly to power demand. G_{Vkj} should have a relatively low value, but it should not be null to prevent the ultracapacitors from discharging over time;
- Finally, modules with batteries are typically controlled using power or current set points instead of voltage set points. G_{Pkj} is the appropriate gain for controlling such power or current reference. The other gains should be null.

On converters with a high number of modules, the proposed method may lead to the possibility of combining different transistor technologies, including even GTOs, as they would have about 50 Hz or 100 Hz effective switching frequency. The other modules may include IGBTs for general-purpose modules and MOSFETs for modules incorporating energy storage systems.

6. Conclusions

In conclusion, the proposed method further develops the original method from [34], effectively reducing the number of commutations that it performs. Although the original method already employed common-mode voltage to limit the effective switching frequency, the proposed upgrade further reduces this frequency by 22%. It is shown that it is possible to have some reduction with no drawbacks, though further reductions cause a ripple on the DC links. The whole Pareto frontier can be accessed by tuning the method gains.

Furthermore, the proposed upgrade does not limit the original adaptability of the original method described in [34]. On the contrary, it makes it even more adaptable by allowing low-frequency commutations transistor technology, such as GTOs, to be included in hybrid CHB converters.

Author Contributions: Conceptualization, L.G.; methodology, L.G. and P.J.G.; software, L.G. and P.J.G.; validation, L.G. and P.J.G.; formal analysis, L.G.; investigation, P.J.G.; resources, E.G. and J.M.C.; data curation, L.G. and P.J.G.; writing—original draft preparation, L.G.; writing—review and editing, P.J.G., E.G. and J.M.C.; visualization, all authors; supervision, E.G. and J.M.C.; project administration, E.G. and J.M.C.; funding acquisition, E.G. and J.M.C. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by the Trusted European SiC Value Chain for a Greener Economy. PCI2021-121986, TRANSFORM.

Acknowledgments: P.J.G. thanks MICINN for the award of an FPI predoctoral grant (BES-2017-079922) cofounded by the ESF.

Conflicts of Interest: The authors declare no conflict of interest. The funders had no role in the design of the study; in the collection, analyses, or interpretation of data; in the writing of the manuscript, or in the decision to publish the results.

References

1. Franquelo, L.G.; Rodriguez, J.; Leon, J.I.; Kouro, S.; Portillo, R.; Prats, M.A.M. The age of multilevel converters arrives. *IEEE Ind. Electron. Mag.* **2008**, *2*, 28–39. [[CrossRef](#)]
2. Rodriguez, J.; Lai, J.-S.; Peng, F.Z. Multilevel inverters: A survey of topologies controls and applications. *IEEE Trans. Ind. Electron.* **2002**, *49*, 724–738. [[CrossRef](#)]
3. Rodriguez, J.; Bernet, S.; Wu, B.; Pontt, J.; Kouro, S. Multilevel voltage-source-converter topologies for industrial medium-voltage drives. *IEEE Trans. Ind. Electron.* **2007**, *54*, 2930–2945. [[CrossRef](#)]
4. Carrasco, J.M.; Franquelo, L.G.; Bialasiewicz, J.T.; Galvan, E.; PortilloGuisado, R.; Prats, M.A.M.; Leon, J.I.; Moreno-Alfonso, N. Power-electronic systems for the grid integration of renewable energy sources: A survey. *IEEE Trans. Ind. Electron.* **2006**, *53*, 1002–1016. [[CrossRef](#)]
5. Yu, Y.; Konstantinou, G.; Townsend, C.D.; Aguilera, R.P.; Agelidis, V.G. Delta-Connected Cascaded H-Bridge Multilevel Converters for Large-Scale Photovoltaic Grid Integration. *IEEE Trans. Ind. Electron.* **2017**, *64*, 8877–8886. [[CrossRef](#)]
6. Nasiri, M.R.; Farhangi, S.; Rodríguez, J. Model Predictive Control of a Multilevel CHB STATCOM in Wind Farm Application Using Diophantine Equations. *IEEE Trans. Ind. Electron.* **2019**, *66*, 1213–1223. [[CrossRef](#)]
7. Tafti, H.D.; Maswood, A.I.; Konstantinou, G.; Townsend, C.D.; Acuna, P.; Pou, J. Flexible Control of Photovoltaic Grid-Connected Cascaded H-Bridge Converters during Unbalanced Voltage Sags. *IEEE Trans. Ind. Electron.* **2018**, *65*, 6229–6238. [[CrossRef](#)]
8. Ni, Z.; Narimani, M. A New Fast Formulation of Model Predictive Control For CHB STATCOM. In Proceedings of the IECON 2019—45th Annual Conference of the IEEE Industrial Electronics Society, Lisbon, Portugal, 14–17 October 2019; pp. 3493–3498. [[CrossRef](#)]
9. Rodriguez, E.; Farivar, G.G.; Beniwal, N.; Townsend, C.D.; Tafti, H.D.; Vazquez, S.; Pou, J. Closed-Loop Analytic Filtering Scheme of Capacitor Voltage Ripple in Multilevel Cascaded H-Bridge Converters. *IEEE Trans. Power Electron.* **2020**, *35*, 8819–8832. [[CrossRef](#)]
10. Ge, X.; Gao, F. Flexible Third Harmonic Voltage Control of Low Capacitance Cascaded H-Bridge STATCOM. *IEEE Trans. Power Electron.* **2018**, *33*, 1884–1889. [[CrossRef](#)]
11. Gómez, P.J.; Galván, L.; Galván, E.; Carrasco, J.M.; Vázquez, S. Optimal Switching Sequence Model Predictive Control for Single-Phase Cascaded H-Bridge. In Proceedings of the IECON 2021—47th Annual Conference of the IEEE Industrial Electronics Society, Toronto, ON, Canada, 13–16 October 2021; pp. 1–6. [[CrossRef](#)]
12. Raveendran, V.; Andresen, M.; Buticchi, G.; Liserre, M. Thermal Stress Based Power Routing of Smart Transformer With CHB and DAB Converters. *IEEE Trans. Power Electron.* **2020**, *35*, 4205–4215. [[CrossRef](#)]
13. Rahman, S.; Meraj, M.; Iqbal, A.; Prathap-Reddy, B.; Khan, I. A Combinational Level Shifted and Phase Shifted PWM Technique for Symmetrical Power Distribution in CHB Inverters. *IEEE J. Emerg. Sel. Top. Power Electron.* **2021**. [[CrossRef](#)]
14. Steimel, A. Electric railway traction in Europe. *IEEE Ind. Appl. Mag.* **1996**, *2*, 6–17. [[CrossRef](#)]
15. Song, K.; Konstantinou, G.; Mingli, W.; Acuna, P.; Aguilera, R.P.; Agelidis, V.G. Windowed SHE-PWM of interleaved four-quadrant converters for resonance suppression in traction power supply systems. *IEEE Trans. Power Electron.* **2017**, *32*, 7870–7881. [[CrossRef](#)]
16. Leon, J.I.; Dominguez, E.; Wu, L.; Marquez Alcaide, A.; Reyes, M.; Liu, J. Hybrid Energy Storage Systems: Concepts, Advantages, and Applications. *IEEE Ind. Electron. Mag.* **2021**, *15*, 74–88. [[CrossRef](#)]
17. Gomez-Merchan, R.; Vazquez, S.; Alcaide, A.M.; Tafti, H.D.; Leon, J.I.; Pou, J.; Rojas, C.A.; Kouro, S.; Franquelo, L.G. Binary Search Based Flexible Power Point Tracking Algorithm for Photovoltaic Systems. *IEEE Trans. Ind. Electron.* **2021**, *68*, 5909–5920. [[CrossRef](#)]
18. Romero-Cadaval, E.; Spagnuolo, G.; Franquelo, L.G.; Ramos-Paja, C.A.; Suntio, T.; Xiao, W.M. Grid-Connected Photovoltaic Generation Plants: Components and Operation. *IEEE Ind. Electron. Mag.* **2013**, *7*, 6–20. [[CrossRef](#)]
19. Monopoli, V.G.; Alcaide, A.M.; LEON, J.I.; Liserre, M.; Buticchi, G.; Franquelo, L.G.; Vazquez, S. Applications and Modulation Methods for Modular Converters Enabling Unequal Cell Power Sharing: Carrier Variable-Angle Phase-displacement Modulation Methods. *IEEE Ind. Electron. Mag.* **2021**. [[CrossRef](#)]
20. Gong, R.; Xue, B.; Liu, J.; Zhang, X. Power balance modulation strategy for hybrid cascaded H-bridge multi-level inverter. *Electron. Eng.* **2021**, 1–10. [[CrossRef](#)]
21. Ye, M.; Ren, W.; Chen, L.; Wei, Q.; Song, G.; Li, S. Research on Power-Balance Control Strategy of CHB Multilevel Inverter Based on TPWM. *IEEE Access* **2019**, *7*, 157226–157240. [[CrossRef](#)]
22. Neyshabouri, Y.; Chaudhary, S.K.; Teodorescu, R.; Sajadi, R.; Iman-Eini, H. Improving the Reactive Current Compensation Capability of Cascaded H-Bridge Based STATCOM Under Unbalanced Grid Voltage. *IEEE J. Emerg. Sel. Top. Power Electron.* **2020**, *8*, 1466–1476. [[CrossRef](#)]
23. Aguilera, R.P.; Acuna, P.; Rojas, C.A.; Konstantinou, G.; Pou, J. Instantaneous Zero Sequence Voltage for Grid Energy Balancing Under Unbalanced Power Generation. In Proceedings of the 2019 IEEE Energy Conversion Congress and Exposition (ECCE), Baltimore, MD, USA, 29 September–3 October 2019; pp. 2572–2577. [[CrossRef](#)]
24. Montero-Robina, P.; Alcaide, A.M.; Dahidah, M.; Vazquez, S.; Leon, J.I.; Konstantinou, G.G.; Franquelo, L.G. Feedforward Modulation Technique for More Accurate Operation of Modular Multilevel Converters. *IEEE Trans. Power Electron.* **2022**, *37*, 1700–1710. [[CrossRef](#)]

25. Behrouzian, E. Operation and Control of Cascaded H-Bridge Converter for STATCOM Application. Ph.D. Thesis, Chalmers University, Gothenburg, Sweden, 2016.
26. Marquez, A.; Leon, J.I.; Monopoli, V.G.; Vazquez, S.; Liserre, M.; Franquelo, L.G. Generalized Harmonic Control for CHB Converters with Unbalanced Cells Operation. *IEEE Trans. Ind. Electron.* **2020**, *67*, 9039–9047. [[CrossRef](#)]
27. Alcaide, A.M.; Leon, J.I.; Portillo, R.; Yin, J.; Luo, W.; Vazquez, S.; Kouro, S.; Franquelo, L.G. Variable-Angle PS-PWM Technique for Multilevel Cascaded H-Bridge Converters with Large Number of Power Cells. *IEEE Trans. Ind. Electron.* **2021**, *68*, 6773–6783. [[CrossRef](#)]
28. Liserre, M.; Buticchi, G.; Leon, J.I.; Alcaide, A.M.; Raveendran, V.; Ko, Y.; Andresen, M.; Monopoli, V.G.; Franquelo, L. Power Routing: A New Paradigm for Maintenance Scheduling. *IEEE Ind. Electron. Mag.* **2020**, *14*, 33–45. [[CrossRef](#)]
29. Gómez, P.J.; Galván, L.; Galván, E.; Carrasco, J.M. Energy Storage Systems Current Ripple Reduction for DC-Link Balancing Method in Hybrid CHB Topology. In Proceedings of the IECON 2020 the 46th Annual Conference of the IEEE Industrial Electronics Society, Singapore, 18–21 October 2020; pp. 1808–1813. [[CrossRef](#)]
30. De Alvarenga, M.B.; Pomilio, J.A. Modulation strategy for minimizing commutations and capacitor voltage balancing in symmetrical cascaded multilevel converters. In Proceedings of the 2011 IEEE International Symposium on Industrial Electronics, Gdansk, Poland, 27–30 June 2011; pp. 1875–1880. [[CrossRef](#)]
31. Bassi, H.M. A New PWM Technique for Cascade H-Bridge with Reduced Switching Losses. In Proceedings of the 2019 International Conference on Industrial Engineering, Applications and Manufacturing (ICIEAM), Sochi, Russia, 25–29 March 2019; pp. 1–5. [[CrossRef](#)]
32. Kim, S.-M.; Lee, E.-J.; Lee, J.-S.; Lee, K.-B. An Improved Phase-Shifted DPWM Method for Reducing Switching Loss and Thermal Balancing in Cascaded H-Bridge Multilevel Inverter. *IEEE Access* **2020**, *8*, 187072–187083. [[CrossRef](#)]
33. Islam, M.T.; Fayek, H.H.; Rusu, E.; Rahman, M.F. A Novel Hexagonal-Shaped Multilevel Inverter with Reduced Switches for Grid-Integrated Photovoltaic System. *Sustainability* **2021**, *13*, 12018. [[CrossRef](#)]
34. Galván, L.; Gómez, P.J.; Galván, E.; Carrasco, J.M. Optimization-Based Capacitor Balancing Method with Selective DC Current Ripple Reduction for CHB Converters. *Energies* **2022**, *15*, 243. [[CrossRef](#)]
35. Galván, L.; Galván, E.; Carrasco, J.M. Optimal Modulation Method for DC-Link Control in Cascaded H-Bridge Multilevel Converters. In Proceedings of the IECON 2019—45th Annual Conference of the IEEE Industrial Electronics Society, Lisbon, Portugal, 14–17 October 2019; pp. 5763–5768. [[CrossRef](#)]