



Martin A. Alarcón-Carbajal ^{1,†}, José E. Carvajal-Rubio ^{2,3,†}, Juan D. Sánchez-Torres ^{4,†}, David E. Castro-Palazuelos ^{1,†} and Guillermo J. Rubio-Astorga ^{1,*,†}

- ¹ División de Estudios de Posgrado e Investigación, Tecnológico Nacional de México/IT de Culiacán, Culiacán 80220, Mexico; m11170966@itculiacan.edu.mx (M.A.A.-C.); david.cp@culiacan.tecnm.mx (D.E.C.-P.)
- ² Departamento de Control Automatico, CINVESTAV, Zapopan 45019, Mexico; jose.carvajal@cinvestav.mx
- ³ LAMIH, INSA, Université Polytechnique Hauts-de-France, 59313 Valenciennes, France
- ⁴ Department of Mathematics and Physics, ITESO, San Pedro Tlaquepaque 45604, Mexico; dsanchez@iteso.mx
- Correspondence: guillermo.ra@culiacan.tecnm.mx

+ These authors contributed equally to this work.

Abstract: This paper presents a discrete-time output feedback controller to regulate the output voltage of a DC-DC buck converter. The proposal's main feature is the application of a discrete-time equivalent of the robust exact filtering differentiator. First, the document exposes a theoretical analysis of the closed-loop system, where it is considered the problem of implementing a real-time differentiator with a good relationship between exactness and noise filtration performance. Hence, secondly, the controller in a laboratory setup is presented. The first experimental results suggest that the proposed controller exhibits good robustness against noise and maintains the asymptotic accuracy, even with saturated control inputs, as in the case of the DC-DC buck converter. Consequently, aiming to verify the features of the proposed method, the controller is validated through multiple experiments, showing satisfactory voltage tracking accuracy, good suppression of instantaneous load and supply voltage disturbances, and robustness against bounded measurement noise.

Keywords: DC-DC buck converter; digital control; nonlinear PID controller; robust exact filtering differentiator; saturated controller

1. Introduction

Nowadays, DC-DC switching converters are present in most branches of engineering, and industry [1,2]. It is common to find applications of DC-DC switching converters in aerospace systems [3,4], automotive electronics [5–7], uninterruptible power supplies (UPS) [8,9] and especially in renewable energy systems, such as fuel cells [10,11], photovoltaic systems [12–15] and wind power [16,17] just to mention a few. The main characteristic of a DC-DC switching converter is the ability to ensure a constant output voltage for the entire operating range, even in the presence of variations in the supply voltage and non-constant power demand. Additionally, it is well known that these devices exhibit nonlinear phenomena, and most of them operate in adverse conditions due to commutation noise and other electromagnetic effects [18]. Therefore, the design of closed-loop feedback control strategies that ensure the correct operation of DC-DC switching converters is crucial.

The most common non-linearity in almost every physical system is the saturation of the control input. In the case of the DC-DC switching converters, this restriction is in the duty cycle that modulates the discontinuous activation signal of the switches [19,20].

Over the years, multiple authors have proposed discrete-time and continuous-time control strategies to deal with the nonlinear dynamics and disturbances that the operation of DC-DC switching converters exhibits. In [21], a comparison between a generalized proportional integral (GPI) controller and a proportional integral derivative (PID) controller implemented on a field-programmable gate array (FPGA) is presented. In [22], the authors



Citation: Alarcón-Carbajal, M.A.; Carvajal-Rubio, J.E.; Sánchez-Torres, J.D.; Castro-Palazuelos, D.E.; Rubio-Astorga, G.J. An Output Feedback Discrete-Time Controller for the DC-DC Buck Converter. *Energies* 2022, *15*, 5288. https:// doi.org/10.3390/en15145288

Received: 15 June 2022 Accepted: 19 July 2022 Published: 21 July 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). present a fractional-order PID-type controller designed explicitly for DC-DC boost converter and implemented in discrete-time using a floating-point digital signal processor (DSP). In [23], a discrete global-sliding mode (SM) control of DC-DC switching converters is presented and experimentally validated using a DC-DC buck converter. In [24], a digital control based on fuzzy logic for the DC-DC buck converter with photovoltaic applications is presented and validated through experimentation with low-cost digital platforms. In [25], the authors propose finite-time output feedback control with a current sensorless mode for the DC-DC buck converter, which is validated through experimentation. The discrete-time controllers proposed in [21–25], show satisfactory results. However, a detailed analysis of the control signal restrictions caused by duty cycle saturation is not performed. Due to its complexity, it is common to neglect this phenomenon. However, it should be considered to ensure the stability of the closed-loop control system.

On the other hand, few papers analyze the saturation of the control input in DC-DC switching converters and its effect on the system's stability. For example, in [26] a Lyapunov-based proportional-integrative (PI) controller with $\Delta - \Sigma$ modulator for the DC-DC buck converter with saturated input is presented and experimentally validated. In [27], the authors propose a regional pole placement controller that considers the saturation of the duty cycle for the DC-DC buck converter. In [28], a regulator based on the closedloop frequency response of the DC-DC buck converter is presented. The controller is designed by considering the effects of system saturation and validated through numerical simulations. In [29], the author presents a class of proportional-integral with anti-windup (PIAW) controllers for the DC-DC buck converter. The controller considers the limitations of the control input together with detailed stability analysis and is validated through experimentation. In [30], a nonlinear PID regulator to avoid the windup effect with a saturation function for the control signal is presented and validated by simulation. The control strategies mentioned in [26–30] show a satisfactory regulation of the switched DC-DC converters dynamics and analyze the effects of the saturation on the stability of the system.

Nevertheless, most are based on continuous-time controllers and do not explore the effects on stability when the algorithm is implemented on discrete-time platforms. Likewise, the adverse effects that measurement noise has on the control loop are not directly addressed, especially in controllers with derivative actions. As previously mentioned, noise in DC-DC switching converters is a common situation and should be treated with special attention.

One option to estimate those states for systems with noisy output and unavailable states is a differentiator. Specifically, the homogeneous differentiator shows remarkable properties, which have been implemented in different areas [31,32]. They are finite-time convergence, accuracy, and robustness to noise [33,34]. These properties are obtained if the *n*-th derivative of the free-noise signal has a known Lipschitz constant [33] and bounded noise. Despite the asymptotic accuracy of the well-known robust exact differentiator [33], this accuracy was improved by the robust exact filtering differentiator [34]. On the other hand, the robust exact filtering differentiator used to be implemented in digital systems, but it is a continuous-time observer. For this reason, some discrete-time realization [34–36], which preserves the continuous-time properties of the differentiator. One strategy to obtain a discrete-time realization is the implicit discretization [37]. Implicit realizations supersede the explicit discrete-time differentiators based on homogeneous differentiators [35,38,39].

This paper proposes and experimentally validates an output feedback discrete-time controller based on the implicit discretization of the robust exact filtering differentiator. The main advantage of this controller lies in the estimation accuracy of the system states in the presence of measurement noise and its finite-time convergence. The contributions of this paper are as follows:

• The presentation of a discrete-time output feedback controller based on the robust exact filtering differentiator for the DC-DC buck converter with saturated input.

- The introduction of a rigorous stability analysis of the discrete-time controller considering the asymmetric saturation of the system.
- An extensive experimental analysis that includes various operating conditions and disturbance scenarios to validate the performance of the controller.

The difference of this paper with respect to previous research is that the proposed discrete-time controller has the properties of finite-time convergence, accuracy, and robustness to noise of the homogeneous differentiator. It demonstrates that this controller allows the states convergence even with instantaneous reference voltage changes, load disturbances and supply voltage variations. Likewise, for the first time, the closed-loop stability of the the implicit realization of the robust exact filtering differentiator and DC-DC buck converter is analyzed considering the saturation of the duty cycle. It is important to remark that the discrete-time implementation of homogeneous differentiators is a relatively new research topic. However, there are not enough experimental results in the literature about its use in a closed-loop controller.

This paper is organized as follows. In Section 2, the robust exact filtering differentiator and its implicit discretization for discrete-time implementations are presented. In Section 3, the topology of the DC-DC buck converter is analyzed, and its mathematical model based on the classical averaged technique is presented. In Section 4, the proposed control strategy based on the robust exact filtering differentiator is presented, as well as its closed-loop stability analysis considering the saturation of the control signal of the DC-DC buck converter. In Section 5, the experimental results of the controller implemented employing a digital platform in a prototype of the DC-DC buck converter are shown. Finally, the conclusions are presented in Section 6.

2. Robust Exact Filtering Differentiator

Let us consider a signal $f_0(t)$, $f_0 : \mathbb{R} \to \mathbb{R}$, which is assumed to be at least n - th differentiable, and $f_0^{(n)}(t)$ has a known Lipschitz constant L > 0. Hence, one obtains $f_0^{(n+1)}(t) \in [-L, L]$ almost everywhere. Therefore, the differentiation problem is equivalent to estimate the states of the following continuous-time system:

$$\dot{\mathbf{x}} = A\mathbf{x} + \mathbf{e}_{n+1}f_0^{(n+1)}(t), \qquad f_0(t) = \mathbf{e}_1^T \mathbf{x},$$
(1)

where the state variables are defined as $\mathbf{x} = \begin{bmatrix} x_0 & x_1 & x_2 & \cdots & x_n \end{bmatrix}^T \in \mathbb{R}^{n+1}$ with $x_i = f_0^{(i)}(t), \mathbf{e}_1 = \begin{bmatrix} 1 & 0 & \cdots & 0 & 0 \end{bmatrix}^T, \mathbf{e}_{n+1} = \begin{bmatrix} 0 & 0 & \cdots & 0 & 1 \end{bmatrix}^T$ and A is given by

 $A = \begin{bmatrix} 0 & 1 & 0 & \cdots & 0 \\ 0 & 0 & 1 & \cdots & 0 \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & 0 & \cdots & 1 \\ 0 & 0 & 0 & \cdots & 0 \end{bmatrix}.$

For system (1), its noisy output, $\bar{x}_0(t)$, is defined as $\bar{x}_0(t) = x_0(t) + \Delta(t)$. Concerning the noise $\Delta(t)$, it satisfies the following assumption:

Assumption 1. The measurement noise can be represented by $n_f + 1$ components, i.e., $\Delta(t) = \Delta_0(t) + \Delta_1(t) + \cdots + \Delta_{n_f}(t)$, where each possibly unbounded component $\Delta_j(t)$ $(j = 0, 1, \cdots, n_f)$ is a signal of global filtering order j and the jth-order integral magnitude $\delta_j \geq 0$.

Here, it is recalled the definition of a signal of global filtering order *j* introduced in [34].

Definition 1 ([34]). A function $\Delta_j(t)$, $\Delta_j : [0, \infty) \to \mathbb{R}$, is a signal of global filtering order $j \ge 0$, *if* Δ_j *is a locally integrable Lebesgue-measurable function, and there exists a globally bounded*

solution $\beta_j(t)$ of the equation $\beta_j^{(j)}(t) = \Delta_j(t)$. Any number greater than $\sup |\beta_j(t)|$ is called a *j*th-order global integral magnitude of δ_j .

Assumption 1 was introduced in [40]. This assumption is more general than the consideration that $\Delta(t)$ is a Lebesgue-measurable bounded noise. Indeed, this classical assumption corresponds to the case $n_f = 0$. Considering system (1) and Assumption 1, the states of the systems can be estimated in real time using the robust exact filtering differentiator, which was originally presented in [34]:

$$\begin{split} \dot{w}_{j_f} &= \phi_{j_f - 1, m}(w_1) + w_{j_f + 1}, \\ \dot{w}_{n_f} &= \phi_{n_f - 1, m}(w_1) + z_0 - \bar{x}_0, \\ \dot{z}_{j_d} &= \phi_{n_f + j_d, m}(w_1) + z_{j_d + 1}, \\ \dot{z}_n &= \phi_{m, m}(w_1). \\ j_f &= 1, 2, \cdots, n_f - 1. \quad j_d = 0, 1, 2, \cdots, n - 1, \end{split}$$

$$(2)$$

where $m = n + n_f$, $\phi_{j,m}(\cdot) = -\lambda_{m-j}L^{\frac{j+1}{m+1}} \lfloor \cdot \rceil^{\frac{m-j}{m+1}}$, w_j are the states of the filtering part, z_j are the robust estimations of the state x_j . The parameters λ_i are appropriate positive constants. Note that the solution of system (2) is understood in the Filippov sense [41]. Then after a finite-time, the filtering differentiator (2) satisfies the accuracy:

$$|\sigma_{j}(t)| \leq \mu_{j}L\rho^{n+1-j}, \quad \mu_{j} > 0, \quad j = 0, 1, 2, \cdots, n.$$

$$\rho = \max\left[\left(\frac{\delta_{0}}{L}\right)^{\frac{1}{n+1}}, \left(\frac{\delta_{1}}{L}\right)^{\frac{1}{n+2}}, \cdots, \left(\frac{\delta_{n_{f}}}{L}\right)^{\frac{1}{m+1}}\right], \quad (3)$$

where $\sigma_j(t) = z_j(t) - x_j(t)$. The above was demonstrated in [34]. Furthermore, if there exists a positive integer $n_a > n$ such that $\left| f_0^{(n_a+1)}(t) \right| \le L$, then the accuracy of (3) can be improved using a differentiator of order n_a (instead of n). On the other hand, if $n_f = 0$, then the accuracy of (3) becomes the asymptotic accuracy.

Implicit Discretization of the Robust Exact Filtering Differentiator

Some discrete-time realizations have been presented for the filtering differentiator (2) [34,35,39]. In this paper, the implicit discrete-time differentiator presented in [42] are implemented. Moreover, the states, the noise and signals at time t_k are defined as $\Delta_k = \Delta(t_k), w_{j,k} = w_j(t_k), z_{j,k} = z_j(t_k), x_{j,k} = x_j(t_k), \sigma_{j,k} = \sigma_j(t_k)$. For discrete-time measurements, the following condition about the noise is considered:

Assumption 2. The sampled measurement noise consists of $n_f + 1$ components, $\Delta_k = \Delta_{0,k} + \Delta_{1,k} + \cdots + \Delta_{n_f,k}$, where each possibly unbounded $\Delta_{j,k}$ $(j = 0, 1, \cdots, n_f)$ is a discretely sampled signal of global filtering order j and jth-order integral magnitude $\delta_j \ge 0$.

A discretely sampled signal of global filtering order j, $\Delta_{j,k}$, and its corresponding δ_j , are defined as follows:

Definition 2. A discretely sampled signal $\Delta_{j,k} : \mathbb{R}_+ \to \mathbb{R}$ is a signal of global filtering order $j \ge 0$ and jth-order integral magnitude $\delta_j \ge 0$ if for each admissible sequence t_k there exists a discrete time signal $\beta_{j,k} = \left[\beta_{j,k}^0 \ \beta_{j,k}^1 \ \cdots \ \beta_{j,k}^j\right]^T \in \mathbb{R}^{j+1}, k = 0, 1, \cdots$, which satisfies

$$\beta_{j,k+1}^{l} - \beta_{j,k}^{l} = \tau \beta_{j,k}^{l+1}, \ l = 0, 1, \cdots, j-1,$$

$$\beta_{j,k}^{j} = \Delta_{j,k}, \quad \left| \beta_{j,k}^{0} \right| \le \delta_{j}.$$

$$(4)$$

The implicit discrete-time differentiator presented in [35] is described by the following equations

$$w_{j_{f},k+1} = \frac{\tau^{(n_{f}-j_{f}+1)}}{(n_{f}-j_{f}+1)!} (z_{0,k} - \bar{x}_{0,k}) + \sum_{l=j_{f}}^{n_{f}} \frac{\tau^{(l-j_{f})}}{(l-j_{f})!} w_{l,k} + \sum_{l=j_{f}}^{m+1} \frac{\tau^{(l-j_{f}+1)}}{(l-j_{f}+1)!} \phi_{l-1,m}(w_{1,k+1}),$$

$$z_{j_{d},k+1} = \sum_{l=j_{d}}^{n} \frac{\tau^{(l-j_{d})}}{(l-j_{d})!} z_{l,k} + \frac{\tau^{(l-j_{d}+1)}}{(l-j_{d}+1)!} \phi_{n_{f}+l,m}(w_{1,k+1}),$$

$$j_{f} = 1, 2, \cdots, n_{f}, \quad j_{d} = 0, 1, 2, \cdots, n.$$
(5)

Here, $\bar{x}_{0,k} = (x_{0,k} + \Delta_k)$ is the noisy input signal of the differentiator at time t_k , and $z_{j,k}$ is the robust estimations of the *j*-th derivative of $x_0(t)$ at time t_k . The filtering order n_f is selected to be greater or equal to the greatest filtering order of the noise components. For instance, if the noise is a signal of global filtering order 2, then one can use $n_f \ge 2$.

Concerning (5), it is clear that $w_{1,k+1}$ is needed at time t_k . To compute this value, the following support variable is defined as $\xi_k \in \text{sign}(w_{1,k+1})$. Following the methodology presented in [38], the following lemma is introduced.

Lemma 1 ([38]). Let us define

$$a_{j} = \frac{\tau^{m-j+1}}{(m-j+1)!} \lambda_{j} L^{\frac{m-j+1}{m+1}}, \quad b_{k} = -\frac{\tau^{n_{f}}}{n_{f}!} (z_{0,k} - \bar{x}_{0,k}) - \sum_{l=1}^{n_{f}} \frac{\tau^{(l-1)}}{(l-1)!} w_{l,k}.$$
 (6)

Then, the pair $(w_{1,k+1}, \xi_k)$ *is defined as follows:*

If $b_k > a_0$, then $\xi_k = \{-1\}$ and $w_{1,k+1} = -(r_0)^{m+1}$, where r_0 is the unique positive root of the following polynomial:

$$p(r) = r^{m+1} + a_m r^m + \dots + a_1 r + (-b_k + a_0).$$
(7)

- If $b_k \in [-a_0, a_0]$, then $w_{1,k+1} = 0$ and $\xi_k = \left\{-\frac{b_k}{a_0}\right\}$. If $b_k < -a_0$, then $\xi_k = \{1\}$ and $w_{1,k+1} = r_0^{m+1}$, where r_0 is the unique positive root of the following polynomial:

$$p(r) = r^{m+1} + a_m r^m + \dots + a_1 r + (b_k + a_0).$$
(8)

From Lemma 1, to implement the discrete-time differentiator (5), ξ_k is used instead of sign($w_{1,k+1}$). The parameters a_i can be computed offline while the parameters b_k have to be computed online. According to Descartes' rule of signs [43], each polynomial has only one positive root.

Remark 1. It is worth noting that from Lemma 1, a root-finding method is needed to compute the unique positive root of the polynomials (7) and (8). One can use, for instance, Halley's method [44], which was demonstrated to converge to the unique positive root of the polynomials [38], or the methodology presented in [45] to reduce the time complexity of the discrete-time differentiator.

Using the implicit discrete-time differentiator (5), one can derive the following result.

Theorem 1 ([35]). Under Assumption 2, there exist constants $\mu_{id} > 0$ such that after a finite-time transient, the following inequalities are verified:

$$|z_{j_d,k} - x_{j_d,k}| \le \mu_{j_d} L \rho^{n+1-j_d}, \quad \rho = \max\left\{\tau, \max_{0 \le j \le n_f} \left\{ \left(\frac{\delta_j}{L}\right)^{\frac{1}{n+j+1}} \right\} \right\},\tag{9}$$

where $j_d = 0, 1, \dots, n$ and the coefficients μ_{j_d} only depend on the differentiator parameters $\lambda_0, \dots, \lambda_m$.

3. DC-DC Buck Converter Analysis

The DC-DC buck converter topology which considers the parasitic elements of the capacitor and inductor is shown in Figure 1. It consists of a DC input source V_s , a controlled ideal switch W_s , a rectifier diode D_1 , a filtering inductor L_i , a filtering capacitor C, a load resistance R, and the equivalent series resistance (ESR) R_c and R_{L_i} of the capacitor and the inductor, respectively.



Figure 1. DC-DC buck converter topology. The ESR of the capacitor C and the inductor L_i are included.

The switched model [18] of the DC-DC buck converter in continuous conduction mode (CCM) shown in the Figure 1 is given by

$$\begin{bmatrix} \dot{v}_c\\ \dot{i}_{L_i} \end{bmatrix} = \begin{bmatrix} -\frac{\gamma}{RC} & \frac{\gamma}{C}\\ -\frac{\gamma}{L_i} & -\frac{R_c\gamma + R_{L_i}}{L_i} \end{bmatrix} \begin{bmatrix} v_c\\ i_{L_i} \end{bmatrix} + \begin{bmatrix} 0\\ \frac{V_s}{L_i} \end{bmatrix} u + \begin{bmatrix} \zeta_v\\ \zeta_i \end{bmatrix},$$

$$y = \begin{bmatrix} 1 & 0 \end{bmatrix} \begin{bmatrix} v_c\\ i_{L_i} \end{bmatrix},$$
(10)

where $v_c(t)$ is the capacitor voltage, $i_{L_i}(t)$ is the inductor current, ζ_v is a disturbance in the voltage capacitor, ζ_i is a disturbance in the inductor current, $u \in \{0, 1\}$ is the control input, and $\gamma = \frac{R}{R+R_c}$.

For stability analysis and control purposes, this paper uses the large-signal-averaged model that provides a good representation of the system macroscopic behavior and allows to obtain the system response based on a continuous control input [46,47]. The large-signal averaged model based on the set of state Equation (10) is given by

$$\langle \dot{v}_{c}(t) \rangle_{0} = \frac{1}{C} \left[\gamma \left(\langle i_{L_{i}}(t) \rangle_{0} - \frac{\langle v_{c}(t) \rangle_{0}}{R} \right) \right] + \zeta_{v},$$

$$\langle \dot{i}_{L_{i}}(t) \rangle_{0} = \frac{1}{L_{i}} \left[\langle V_{s} \rangle_{0} D_{c}(t) - \gamma \langle v_{c}(t) \rangle_{0} - (\gamma R_{c} + R_{L_{i}}) \langle i_{L_{i}}(t) \rangle_{0} \right] + \zeta_{i},$$

$$(11)$$

where $\langle \rangle_0$ denotes an average of the states variables over the switching period, and D_c is the duty cycle or continuous control input. Next, for simplicity, the brackets of averaged values are dropped. Thus the average dynamic Equation (11) can be written as

$$\dot{v}_{c}(t) = a_{1}v_{c} + a_{2}i_{L_{i}} + \zeta_{v}$$

$$\dot{i}_{L}(t) = a_{3}v_{c} + a_{4}i_{L_{i}} + a_{5}D_{c}(t) + \zeta_{i},$$
(12)

where $a_1 = -\frac{\gamma}{RC}$, $a_2 = \frac{\gamma}{C}$, $a_3 = -\frac{\gamma}{L_i}$, $a_4 = -\frac{R_c \gamma + R_{L_i}}{L_i}$ and $a_5 = \frac{V_s}{L_i}$. From (12) the following model is obtained:

$$\frac{\ddot{v}_c(t)}{a_2 a_5} - \dot{v}_c(t) \left(\frac{a_1 + a_4}{a_2 a_5}\right) - v_c(t) \left(\frac{a_2 a_3 - a_1 a_4}{a_2 a_5}\right) = D_c(t) - \frac{a_4}{a_2 a_5} \zeta_v + \frac{1}{a_5} \zeta_i + \frac{1}{a_2 a_5} \dot{\zeta}_v.$$
(13)

Let us define the output voltage error as

$$\epsilon_1(t) = v_c(t) - v_{ref},\tag{14}$$

where $v_{ref} > 0$ is constant and represents the desired output voltage. Therefore, the output tracking error dynamics of the system can be represented as a chain of integrators as

$$\dot{\epsilon}_{1}(t) = \epsilon_{2}(t)
\dot{\epsilon}_{2}(t) = \epsilon_{1}(t)(a_{2}a_{3} - a_{1}a_{4}) + \epsilon_{2}(t)(a_{1} + a_{4}) + a_{2}a_{5}D_{c}(t) + \xi(t)$$

$$\ddot{x}_{0}(t) = \epsilon_{1}(t) + \Delta(t),$$
(15)

where $\xi(t) = a_2\zeta_i - a_4\zeta_v + \dot{\zeta}_v + v_{ref}(a_2a_3 - a_1a_4)$ represents a disturbance, and $\Delta(t)$ is the measurement noise.

4. Proposed Control Strategy

In this section, the following system is considered (15), where $\xi(t)$ is considered such that $\xi^- \leq \xi(t) \leq \xi^+$. Furthermore, $\Delta(t)$ at time t_k satisfies Assumption 2. On the other hand, $D_c(t)$ is defined as

$$D_{c}(t) = \begin{cases} u_{k_{max}} & if & u_{k} \ge u_{k_{max}} \\ u_{k} & if & u_{k_{min}} < u_{k} < u_{k_{max}}, \quad \forall t \in [t_{k}, t_{k+1}), \\ u_{k_{min}} & if & u_{k} \le u_{k_{min}} \end{cases}$$

$$u_{k} = \mathbf{K}\mathbf{Z}_{k},$$

$$\mathbf{K} = [k_{i} \ k_{p} \ k_{d}],$$

$$\mathbf{Z}_{k} = [z_{I,k} \ z_{0,k} \ z_{1,k}]^{T},$$

$$z_{I,k} = z_{I,k-1} + \tau \frac{z_{0,k} + z_{0,k-1}}{2},$$
(16)

where $z_{I,k}$ is an approximation of $\int_0^t x_0(\alpha) d\alpha$. Although a trapezoidal integration is used in (16), it can be changed with other methods. In order to select an adequate gain, K, a discrete-time analysis is performed, then the discrete-time version of (15) is given as

$$\begin{aligned} \mathbf{X}_{k+1} &= \mathbf{\Phi}(\tau) \mathbf{X}_{k} + \begin{bmatrix} \frac{\tau^{3}}{4} \\ \frac{\tau^{2}}{2!} \\ \tau \end{bmatrix} (a_{2}a_{5}D_{c}(t_{k}) + \xi(t_{k})) + \begin{bmatrix} \frac{\tau}{2}(\sigma_{0,k+1} + \sigma_{0,k}) \\ 0 \end{bmatrix}, \\ \mathbf{X}_{k} &= [z_{I}(t_{k}) \ \epsilon_{1,k} \ \epsilon_{2,k}]^{T}, \\ \tau &= t_{k+1} - t_{k}, \end{aligned}$$
(17)

$$\mathbf{\Phi}(\tau) = \begin{bmatrix} 1 & \tau + \frac{\tau^3}{4}(a_2a_3 - a_1a_4) & \frac{\tau^2}{2} + \frac{\tau^3}{4}(a_1 + a_4) \\ 0 & 1 + \frac{\tau^2}{2}(a_2a_3 - a_1a_4) & \tau + \frac{\tau^2}{2}(a_1 + a_4) \\ 0 & \tau(a_2a_3 - a_1a_4) & 1 + \tau(a_1 + a_4) \end{bmatrix}.$$
(18)

The above equation is obtained using Taylor series expansion for $\epsilon_1(t)$ and $\epsilon_2(t)$. With the purpose of estimating the states $\epsilon_{1,k}$ and $\epsilon_{2,k}$, one can modify the discrete-time differentiator (5) as follows:

$$w_{j_{f},k+1} = \frac{\tau^{(n_{f}-j_{f}+1)}}{(n_{f}-j_{f}+1)!} (z_{0,k} - \bar{x}_{0,k}) + \sum_{l=j_{f}}^{n_{f}} \frac{\tau^{(l-j_{f})}}{(l-j_{f})!} w_{l,k} + \sum_{l=j_{f}}^{n_{f}+2} \frac{\tau^{(l-j_{f}+1)}}{(l-j_{f}+1)!} \phi_{l-1,n_{f}+1}(w_{1,k+1}),$$

$$z_{0,k+1} = z_{0,k} + \tau z_{1,k} + \tau \phi_{n_{f},n_{f}+1}(w_{1,k+1}) + \frac{\tau^{2}}{2} \phi_{n_{f}+1,n_{f}+1}(w_{1,k+1}),$$

$$z_{1,k+1} = z_{1,k} + \tau \phi_{n_{f}+1,n_{f}+1}(w_{1,k+1}),$$

$$j_{f} = 1, 2, \cdots, n_{f}.$$
(19)

where it is implemented using Lemma 1, $L \ge |\epsilon_1(t_k)(a_2a_3 - a_1a_4) + \epsilon_2(t_k)(a_1 + a_4) + \xi(t)|$, and $z_{0,k}$ and $z_{1,k}$ are estimations of $\epsilon_{1,k}$ and $\epsilon_{2,k}$. The estimation errors of the discrete-time filtering observer (19) are defined as $\sigma_{0,k} = z_{0,k} - \epsilon_{1,k}$ and $\sigma_{1,k} = z_{1,k} - \epsilon_{2,k}$. Additionally, without saturation of the control law (16), system (17) can be represented as follows:

$$\mathbf{X}_{k+1} = \mathbf{\Omega}(\tau)\mathbf{X}_k + \mathbf{\Theta}_k(\tau), \tag{20}$$

where $\Omega(\tau)$ and $\Theta_k(\tau)$ are defined as follows:

$$\boldsymbol{\Omega}(\tau) = \begin{bmatrix}
1 + \frac{\tau^3}{4}a_2a_5k_i & \tau + \frac{\tau^3}{4}\left((a_2a_3 - a_1a_4) + a_2a_5k_p\right) & \frac{\tau^2}{2} + \frac{\tau^3}{4}\left((a_1 + a_4) + a_2a_5k_d\right) \\
\frac{\tau^2}{2}(a_2a_5)k_i & 1 + \frac{\tau^2}{2}\left((a_2a_3 - a_1a_4) + a_2a_5k_p\right) & \tau + \frac{\tau^2}{2}\left((a_1 + a_4) + a_2a_5k_d\right) \\
\tau(a_2a_5)k_i & \tau\left((a_2a_3 - a_1a_4) + a_2a_5k_p\right) & 1 + \tau\left((a_1 + a_4) + a_2a_5k_d\right)
\end{bmatrix},$$

$$\boldsymbol{\Theta}_k(\tau) = \begin{bmatrix}
\frac{\tau}{2}(\sigma_{0,k+1} + \sigma_{0,k}) + \frac{\tau^3}{4}(\xi(t_k) + a_2a_5E_k) \\
\frac{\tau^2}{2!}(\xi(t_k) + a_2a_5E_k) \\
\tau(\xi(t_k) + E_k)
\end{bmatrix},$$
(21)

with $E_k = k_p \sigma_{0,k} + k_d \sigma_{1,k}$. Note that each element of matrix $\Theta_k(\tau)$ is bounded after a finite-time, and their bounds are defined by μ_j parameters, which depend on λ_j parameters and the methodology used to estimate $\epsilon_{j,k}$. Then, *K* is selected such that the magnitude of the n + 1 eigenvalues of $\Omega(\tau)$ are lower than one and $k_i < 0$, $k_p < 0$ and $k_d < 0$. Before presenting the following theorems, the following definitions are presented:

- t_{k_0} is the lowest sampling time such that $D_c(t)$ is saturated for any measurement time greater than t_{k_0} and previous to the instant of time t_{k_2} , i.e., $u_k \ge u_{k_{max}}$ or $u_k \le u_{k_{min}}$ for any t_k with $t_{k_0} \le t_k < t_{k_2}$.
- t_{k_1} is the sampling time when the discrete-time filtering observer (19) obtains and keeps the accuracy (9).
- t_{k_2} is the time instant such that u_k is unsaturated and for the previous measurement time u_k was saturated, i.e., $u_{k_{min}} < u_k < u_{k_{max}}$ at t_{k_2} , and $u_k \ge u_{k_{max}}$ or $u_k \le u_{k_{min}}$ for any t_k with $t_{k_0} \le t_k < t_{k_2}$.
- t_{k_3} is the sampling time when $u_{k_{max}} > u_k > u_{k_{min}}$ and the discrete-time filtering observer (19) obtains and keeps the accuracy (9).
- $\bar{u}(t)$ is the continuous-time function analogous to u_k , defined as

$$\bar{u}(t) = \mathbf{K}[\bar{z}_I(t) \ \epsilon_1(t) \ \epsilon_2(t)]^{I},$$

$$\bar{z}_I(t) = z_{I,k}, \quad \text{for} \ t \in [t_k, t_{k+1}).$$

$$(22)$$

• t_f is the time instant after t_{k_0} and t_{k_1} such that $u_{k_{min}} < \bar{u}(t_f) < u_{k_{max}}$.

Time instants t_{k_0} , t_{k_1} , t_{k_2} and t_{k_3} are measurement times but t_f may not be a measurement time. Now, the main results are presented:

Theorem 2. Let system (15) under the controller $D_c(t)$ be defined as in (16) and using the implicit discrete-time filtering observer (19). *K* is selected such that the magnitude of the eigenvalues of

 $\Omega(\tau)$ have a modulus lower than one and $k_I < 0$, $k_p < 0$, and $k_d < 0$ if the following conditions are satisfied:

$$a_{2}a_{5}u_{k_{max}} > -\frac{4}{\tau^{2}}L_{1}^{-} - (a_{2}a_{3} - a_{1}a_{4})L_{1}^{+} - \frac{2}{\tau}L_{2}^{-} - (a_{1} + a_{4})L_{2}^{+} + \frac{4\mu_{0}L\rho^{2}}{\tau^{2}} - \xi_{k}^{-},$$

$$a_{2}a_{5}u_{k_{min}} < -\frac{4}{\tau^{2}}L_{1}^{+} - (a_{2}a_{3} - a_{1}a_{4})L_{1}^{-} - \frac{2}{\tau}L_{2}^{+} - (a_{1} + a_{4})L_{2}^{-} - \frac{4\mu_{0}L\rho^{2}}{\tau^{2}} - \xi_{k}^{+},$$
(23)

 $u_{k_{min}} \ge u_k$ or $u_k \ge u_{k_{max}}$ at the time instant t_{k_1} , $|\sigma_{0,k}|$, $|\sigma_{1,k}|$, and τ are such that

$$k_{i}z_{I,k} + k_{p}L_{1}^{-} + k_{d}L_{2}^{-} + |E_{k}| < u_{k_{max}},$$

$$k_{i}z_{I,k} + k_{p}L_{1}^{+} + k_{d}L_{2}^{+} - |E_{k}| > u_{k_{min}},$$
(24)

with E_k at time t_{k_2} , then $u_{k_{min}} < u_k < u_{k_{max}}$ at time t_{k_2} .

Proof. Considering the case $u_k \ge u_{k_{max}}$ at time t_{k_1} . If $t_{k_2} \ge t \ge t_{k_0}$, then $\epsilon_1(t)$ and $\epsilon_2(t)$ are defined as

$$\epsilon_1(t) = F_1(t) + G_1(t),$$

 $\epsilon_2(t) = F_2(t) + G_2(t),$
(25)

where $F_1(t)$, $F_2(t)$, $G_1(t)$ and $G_2(t)$ are given as:

$$F_{1}(t) = \mathcal{L}^{-1} \left\{ \frac{(s^{2} - (a_{1} + a_{4})s)\epsilon_{1}(0) + s\epsilon_{2}(0) + a_{2}a_{5}u_{k_{max}}}{s(s^{2} - (a_{1} + a_{4})s - (a_{2}a_{3} - a_{1}a_{4}))} \right\},$$

$$F_{2}(t) = \mathcal{L}^{-1} \left\{ \frac{(a_{1} + a_{4})\epsilon_{1}(0) + s\epsilon_{2}(0) + a_{2}a_{5}u_{k_{max}}}{(s^{2} - (a_{1} + a_{4})s - (a_{2}a_{3} - a_{1}a_{4}))} \right\},$$

$$G_{1}(t) = \mathcal{L}^{-1} \left\{ \frac{\mathcal{L}\{\xi(t)\}}{s^{2} - (a_{1} + a_{4})s - (a_{2}a_{3} - a_{1}a_{4})} \right\},$$

$$G_{2}(t) = \mathcal{L}^{-1} \left\{ \frac{\mathcal{L}\{\xi(t)\}s}{s^{2} - (a_{1} + a_{4})s - (a_{2}a_{3} - a_{1}a_{4})} \right\}.$$
(26)

which depend on the roots $r_1 = \frac{a_1 + a_4 + \sqrt{(a_1 + a_4)^2 + 4(a_2a_3 - a_1a_4)}}{2}$ and $r_2 = \frac{a_1 + a_4 - \sqrt{(a_1 + a_4)^2 + 4(a_2a_3 - a_1a_4)}}{2}$, whose real part is negative. Here, $\mathcal{L}\{\cdot\}$ is the Laplace transform. Therefore, $F_1(t)$ and $F_2(t)$ are continuous functions such that

$$\lim_{t \to \infty} F_1(t) = -\frac{a_2 a_5 u_{k_{max}}}{(a_2 a_3 - a_1 a_4)},$$

$$\lim_{t \to \infty} F_2(t) = 0.$$
(27)

Let L_1^+ , L_1^- , L_2^+ and L_2^- such that $L_1^- \leq \epsilon_1(t) \leq L_1^+$, $L_2^- \leq \epsilon_2(t) \leq L_2^+$, for any $t \geq t_{k_1}$. One can rewrite $z_{I,k+1} - z_{I,k}$

$$z_{I,k+1} - z_{I,k} \ge \tau L_1^- + \frac{\tau^3}{4} (a_2 a_3 - a_1 a_4) L_1^+ + \frac{\tau^2}{2} L_2^- + \frac{\tau^3}{4} (a_1 + a_4) L_2^+ + \dots$$

$$\dots + \frac{\tau^3}{4} (a_2 a_5 u_{k_{max}} + \xi_k^-) - \tau \mu_0 L \rho^2,$$

$$z_{I,k+1} - z_{I,k} \le \tau L_1^+ + \frac{\tau^3}{4} (a_2 a_3 - a_1 a_4) L_1^- + \frac{\tau^2}{2} L_2^+ + \frac{\tau^3}{4} (a_1 + a_4) L_2^- + \dots$$

$$\dots + \frac{\tau^3}{4} (a_2 a_5 u_{k_{max}} + \xi_k^+) + \tau \mu_0 L \rho^2,$$
(28)

Since $a_2 a_5 u_{k_{max}} > -\frac{4}{\tau^2} L_1^- - (a_2 a_3 - a_1 a_4) L_1^+ - \frac{2}{\tau} L_2^- - (a_1 + a_4) L_2^+ + \frac{4\mu_0 L \rho^2}{\tau^2} - \xi_k^-$ then $z_{i,k}$ is increasing. Due to the above fact and the limits (27), $\bar{u}(t)$ will satisfy the condition

$$\bar{u}(t_f) < u_{k_{max}} \tag{29}$$

at the instant of time t_f . Now, it is considered the value of u_k for the sampling time after t_f , which was defined as t_{k_2} . The estimation errors $|\sigma_{0,k}|$, $|\sigma_{1,k}|$ and sampling time τ must be small enough to satisfy the following condition:

$$u_{k_{max}} > \bar{u}(t_{k_2}) + E_k > u_{k_{min}}.$$
(30)

where E_k is defined at time t_{k_2} and $t_f + \tau \ge t_{k_2} \ge t_f$. The above condition implies that u_k is unsaturated at the sampling time t_{k_2} . Furthermore, the above condition can be satisfied if

$$k_{i}z_{I,k} + k_{p}L_{1}^{-} + k_{d}L_{2}^{-} + |E_{k}| < u_{k_{max}},$$

$$k_{i}z_{I,k} + k_{p}L_{1}^{+} + k_{d}L_{2}^{+} - |E_{k}| > u_{k_{min}},$$
(31)

are satisfied, where $z_{I,k}$ is defined at the sampling time t_{k_2} . A similar demonstration can be performed for the case $u_k \le u_{k_{min}}$ at the sampling time t_{k_1} , where $F_1(t)$ and $F_2(t)$ are defined with $u_{k_{min}}$ instead of $u_{k_{max}}$, with the following condition:

$$a_{2}a_{5}u_{k_{min}} < -\frac{4}{\tau^{2}}L_{1}^{+} - (a_{2}a_{3} - a_{1}a_{4})L_{1}^{-} - \frac{2}{\tau}L_{2}^{+} - (a_{1} + a_{4})L_{2}^{-} - \frac{4\mu_{0}L\rho^{2}}{\tau^{2}} - \xi_{k}^{+}.$$
 (32)

It concludes the proof. \Box

Theorem 2 shows that after the discrete-time differentiator (5) obtains the asymptotic accuracy and if $D_c(t)$ is saturated at time t_{k_1} , then $D_c(t)$ is unsaturated at the sampling time t_{k_2} . The following step is to obtain the required conditions to keep $D_c(t)$ unsaturated and the system (17) stable. These conditions are presented in the following theorem:

Theorem 3. Let system (15) be implemented with the control law $D_c(t)$ defined as in (16), where K is selected as in Theorem 2. If $u_{k_{min}} \le u_k \le u_{k_{max}}$ at the sampling time t_{k_3} , $u_{k_{max}}$ and $u_{k_{min}}$ satisfy the following conditions,

$$u_{k_{max}} > \sqrt{\frac{(\lambda_{max}(\boldsymbol{P}\boldsymbol{\Omega}(\tau)\boldsymbol{\Omega}(\tau)^{T}\boldsymbol{P}) + \lambda_{max}(\boldsymbol{P}))}{(\lambda_{min}(\boldsymbol{Q}) - 1)}} \frac{\|\boldsymbol{\Theta}_{k}\|_{2}}{|k_{i} + k_{d} + k_{p}|},$$

$$u_{k_{max}} > \boldsymbol{K}\boldsymbol{\Omega}^{i}(\tau)\boldsymbol{X}_{k_{3}} + \sum_{j=0}^{i-1}\boldsymbol{K}\boldsymbol{\Omega}^{j}(\tau)\boldsymbol{\Theta}_{k_{3}+i-j-1},$$

$$u_{k_{min}} < \boldsymbol{K}\boldsymbol{\Omega}^{i}(\tau)\boldsymbol{X}_{k_{3}} + \sum_{j=0}^{i-1}\boldsymbol{K}\boldsymbol{\Omega}^{j}(\tau)\boldsymbol{\Theta}_{k_{3}+i-j-1}.$$
(33)

then discrete-time system (17) is stable, and $D_c(t)$ is unsaturated for any $t_k \ge t_{k_3}$.

Proof. A discrete-time Lyapunov function is proposed as

$$V_k = \boldsymbol{X}_k^T \boldsymbol{P} \boldsymbol{X}_k, \tag{34}$$

where *P* is a symmetric definite positive matrix. From the previous function, one obtains:

$$V_{k+1} - V_k = \mathbf{X}_k^T \Big(\mathbf{\Omega}(\tau)^T \mathbf{P} \mathbf{\Omega}(\tau) - \mathbf{P} \Big) \mathbf{X}_k + 2\mathbf{X}_k^T \mathbf{\Omega}(\tau)^T \mathbf{P} \mathbf{\Theta}_k(\tau) + \mathbf{\Theta}_k(\tau)^T \mathbf{P} \mathbf{\Theta}_k(\tau),$$

$$V_{k+1} - V_k \leq -\mathbf{X}_k^T \mathbf{Q} \mathbf{X}_k + \mathbf{X}_k^T \mathbf{X}_k + \mathbf{\Theta}_k(\tau)^T \Big(\mathbf{P} \mathbf{\Omega}(\tau) \mathbf{\Omega}(\tau)^T \mathbf{P} + \mathbf{P} \Big) \mathbf{\Theta}_k(\tau),$$

$$V_{k+1} - V_k \leq -\left(\lambda_{min}(\mathbf{Q}) - 1\right) \|\mathbf{X}_k\|_2^2 + \Big(\lambda_{max}(\mathbf{P} \mathbf{\Omega}(\tau) \mathbf{\Omega}(\tau)^T \mathbf{P}) + \lambda_{max}(\mathbf{P}) \Big) \|\mathbf{\Theta}_k(\tau)\|_2^2.$$
(35)

It implies that $V_{k+1} - V_k$ is negative if

$$\|\boldsymbol{X}_{k}\|_{2} \geq \sqrt{\frac{(\lambda_{max}(\boldsymbol{P}\boldsymbol{\Omega}(\tau)\boldsymbol{\Omega}(\tau)^{T}\boldsymbol{P}) + \lambda_{max}(\boldsymbol{P}))}{(\lambda_{min}(\boldsymbol{Q}) - 1)}} \|\boldsymbol{\Theta}_{k}(\tau)\|_{2}.$$
(36)

The above equation allows to define the convergence region of the discrete-time system and therefore, to keep an unsaturated control law. $u_{k_{max}}$ must satisfy at least the following condition:

$$u_{k_{max}} > \sqrt{\frac{(\lambda_{max}(\boldsymbol{P}\boldsymbol{\Omega}(\tau)\boldsymbol{\Omega}(\tau)^{T}\boldsymbol{P}) + \lambda_{max}(\boldsymbol{P}))}{(\lambda_{min}(\boldsymbol{Q}) - 1)}} \frac{\|\boldsymbol{\Theta}_{k}\|_{2}}{|k_{i} + k_{d} + k_{p}|}$$
(37)

Alternatively, one can obtain the following inequality:

$$V_{k+1} - V_k \leq \mathbf{X}_k^T \Big(\mathbf{\Omega}(\tau)^T \mathbf{P} \mathbf{\Omega}(\tau) - \mathbf{P} + \mathbf{\Omega}^T \mathbf{P} \mathbf{\Lambda} \mathbf{P} \mathbf{\Omega} \Big) \mathbf{X}_k + \mathbf{\Theta}_k(\tau)^T \Big(\mathbf{\Lambda}^{-1} + \mathbf{P} \Big) \mathbf{\Theta}_k(\tau), \quad (38)$$

where Λ is a positive definite matrix and Q is defined as $Q = -\Omega(\tau)^T P \Omega(\tau) + P - \Omega^T P \Lambda P \Omega$. Then, one obtains

$$V_{k+1} - V_k \leq -X_k^T \mathbf{Q}(\tau) X_k + \mathbf{\Theta}_k(\tau)^T \Big(\mathbf{\Lambda}^{-1} + \mathbf{P} \Big) \mathbf{\Theta}_k(\tau),$$
(39)

Then, if there exists positive definite matrices P, Q, Λ with $P = P^T$, the following conditions can be presented:

$$\|\boldsymbol{X}_{k}\|_{2} \geq \sqrt{\frac{\lambda_{max}(\boldsymbol{\Lambda}^{-1} + \boldsymbol{P})}{\lambda_{min}(\boldsymbol{Q})}} \|\boldsymbol{\Theta}_{k}(\tau)\|_{2},$$

$$u_{k_{max}} \geq \sqrt{\frac{\lambda_{max}(\boldsymbol{\Lambda}^{-1} + \boldsymbol{P})}{\lambda_{min}(\boldsymbol{Q})}} \frac{\|\boldsymbol{\Theta}_{k}(\tau)\|_{2}}{|k_{i} + k_{p} + k_{d}|}.$$
(40)

Without saturation, the solution of the discrete-time system (20) is given as

$$X_{k_3+i} = \mathbf{\Omega}^i(\tau) X_{k_3} + \sum_{j=0}^{i-1} \mathbf{\Omega}^j(\tau) \mathbf{\Theta}_{k_3+i-j-1}(\tau), \tag{41}$$

with $i = 1, 2, 3, \cdots$. The above allows to define u_{k_3} as

$$u_{k_3+i} = K\Omega^i(\tau)X_{k_3} + \sum_{j=0}^{i-1} K\Omega^j(\tau)\Theta_{k_3+i-j-1}(\tau).$$
(42)

Then to keep an unsaturated control law $D_c(t)$, $u_{k_{max}}$ and $u_{k_{min}}$ have to satisfy the following conditions:

$$u_{k_{max}} > K\Omega^{i}(\tau) X_{k_{3}} + \sum_{j=0}^{i-1} K\Omega^{j}(\tau) \Theta_{k_{3}+i-j-1}(\tau),$$

$$u_{k_{min}} < K\Omega^{i}(\tau) X_{k_{3}} + \sum_{j=0}^{i-1} K\Omega^{j}(\tau) \Theta_{k_{3}+i-j-1}(\tau).$$
(43)

This concludes the proof. \Box

The conditions related to $u_{k_{max}}$ and $u_{k_{min}}$ in Theorem 3 define the convergence region of the discrete-time system, and they are given in Equation (36). Theorems 2 and 3 allow to show the stability of the continuous-time system (15) using the discrete-time law control (16). However, an sufficiently small sampling time is required. It is important to note that

there are not values of $u_{k_{max}}$ and $u_{k_{min}}$ such that the discrete-time system is stable for any initial condition X_{k_3} , which comes from the conditions in Theorem 2. In order to clarify the use of the above theorems, we present the following numeric example:

Numeric Example

This example show how to calculate the conditions obtained from Theorem 3. Here, the parameters shown in Table 1 are used:

Table 1. Parameters of the numerical example.

Vs = 12.7 V	$R_{L_i}=0.32~\Omega$	$\mu_0 = 3$	$u_{k_{max}}=0.99$	$k_d = -0.00002$
R = 120 Ω	$C = 998 \ \mu F$	$\mu_1 = 4$	$u_{k_{min}} = 0.01$	
$R_c = 0.041 \ \Omega$	$\xi_{max} = 200$	$\tau = 25 \ \mu s$	$k_i = -3$	
$L_i = 255.81 \ \mu \text{H}$	$\xi_{min} = -200$	ho=0.0001	$k_p = -0.185$	

Equation (44) allows to calculate $\Omega(\tau)$, which is given as

$$\mathbf{\Omega}(\tau) = \begin{bmatrix} 0.999999 & 0.0000249 & 3.06 * 10^{-10} \\ -0.046621 & 0.9959002 & 2.44899 * 10^{-5} \\ -3729.654194 & -327.9844193 & 0.959194 \end{bmatrix},$$
(44)

and $|\Theta_k(\tau)|_2 \le 0.047114$. Assuming that there exist $\mathbf{Q} \succ 0$, $\mathbf{P} \succ 0$, $\mathbf{\Lambda} \succ 0$ then the $V_{k+1} - V_k$ is negative if $||\mathbf{X}_k||_2$ such that

$$\|\boldsymbol{X}_{k}\|_{2} \geq \sqrt{\frac{\lambda_{max}(\boldsymbol{\Lambda}^{-1} + \boldsymbol{P})}{\lambda_{min}(\boldsymbol{Q})}} \|\boldsymbol{\Theta}_{k}(\tau)\|_{2}.$$
(45)

On the other hand, to keep the control unsaturated, X_{k_3} should satisfy the following conditions:

$$0.99 > -3\hat{z}_{I,k} - 0.185\hat{e}_{1,k} - 0.00002\hat{e}_{2,k},$$

$$0.99 + 2.18909 * 10^{-7} > -2.91678\hat{z}_{I,k} - 0.17775\hat{e}_{1,k} - 0.0000237\hat{e}_{2,k},$$

$$0.99 - 1.694679 * 10^{-7} > -2.82004\hat{z}_{I,k} - 0.169322\hat{e}_{1,k} - 0.0000271\hat{e}_{2,k},$$

$$0.99 - 5.169639 * 10^{-7} > -2.711065\hat{z}_{I,k} - 0.15981\hat{e}_{1,k} - 0.00003014\hat{e}_{2,k},$$

$$\vdots$$

$$(46)$$

$$0.01 < -3\hat{z}_{I,k} - 0.185\hat{\epsilon}_{1,k} - 0.00002\hat{\epsilon}_{2,k},$$

$$0.01 + 2.18909 * 10^{-7} < -2.91678\hat{z}_{I,k} - 0.17775\hat{\epsilon}_{1,k} - 0.0000237\hat{\epsilon}_{2,k},$$

$$0.01 - 1.694679 * 10^{-7} < -2.82004\hat{z}_{I,k} - 0.169322\hat{\epsilon}_{1,k} - 0.0000271\hat{\epsilon}_{2,k},$$

$$0.01 - 5.169639 * 10^{-7} < -2.711065\hat{z}_{I,k} - 0.15981\hat{\epsilon}_{1,k} - 0.00003014\hat{\epsilon}_{2,k},$$

$$\vdots$$

$$(47)$$

where $\mathbf{X}_{k_3} = [\hat{z}_{I,k} \ \hat{e}_{1,k} \ \hat{e}_{2,k}]^T$, and the value of $\mathbf{\Theta}_k(\tau)$ was selected as a random value between its maximum and minimum values, which are given as

$$\mathbf{\Theta}M_{k}(\tau) = \begin{bmatrix} 1.882362 * 10^{-9} \\ 5.889251 * 10^{-7} \\ 0.047114 \end{bmatrix},$$

$$\mathbf{\Theta}m_{k}(\tau) = \begin{bmatrix} -1.882362 * 10^{-9} \\ -5.889251 * 10^{-7} \\ -0.047114 \end{bmatrix}.$$
(48)

Therefore, for any X_{k_3} such that satisfy the above conditions define the stability area of the system.

5. Experimental Results

This section evaluates the performance of the proposed control strategy through experimentation. The block diagram of the entire system is shown in Figure 2. The system is divided into three sections: the DC-DC buck converter, the digital control device, and the peripheral signal conditioning subsystems (anti-aliasing filter and MOSFET drivers).



Figure 2. Block diagram representation of the system to evaluate the proposed control for the DC-DC buck converter.

5.1. System Implementation

For the control algorithm validation, a prototype of the DC-DC buck converter with synchronous rectification was designed and built with the parameters shown in the Table 2. The design of the DC-DC buck converter corresponds to an output voltage variation due to a capacitor less than 2% and an inductor current ripple less than 40% [48–50]. The converter operates in CCM for the entire range of values specified in Table 2 [51].

Table 2. Specifications of a synchronous buck converter measured at 10 KHz.

Description	Symbol	Nominal Value
Input voltage	V_s	12.3 V–24.7 V
Capacitance	С	998 μF
Capacitor ESR	R_C	0.041 Ω
Inductance	L_i	255.81 μH
Inductor resistance	R_{L_i}	0.32 Ω
Switching frequency	F_s	40 KHz
Minimum load resistance	R_{min}	5 Ω
Maximum load resistance	R_{max}	124Ω
Desired output voltage	V_o	2 V-10.5 V

The proposed control law (16) is implemented based on the robust exact filtering differentiator (19) with a differentiation order n = 1 and a filter order $n_f = 1$. It is given as

$$w_{1,k+1} = w_{1,k} + \tau(z_{0,k} - \epsilon_{1,k}) - \tau \lambda_2 L^{\frac{1}{3}} |w_{1,k+1}|^{\frac{2}{3}} \xi_k - \frac{\tau^2}{2} \lambda_1 L^{\frac{2}{3}} |w_{1,k+1}|^{\frac{1}{3}} \xi_k - \frac{\tau^3}{6} \lambda_0 L \xi_k,$$

$$z_{0,k+1} = z_{0,k} + \tau z_{1,k} - \tau \lambda_1 L^{\frac{2}{3}} |w_{1,k+1}|^{\frac{1}{3}} \xi_k - \frac{\tau^2}{2} \lambda_0 L \xi_k,$$

$$z_{1,k+1} = z_{1,k} - \tau \lambda_0 L \xi_k,$$
(49)

Lemma 1 is used to calculate $w_{1,k+1}$ on the right hand of (49), with the methodology presented in [45] and two iterations of Halley's method to estimate the polynomials roots given as

$$p(r) = r^{3} + a_{2}r^{2} + a_{1}r + (-b_{k} + a_{0}),$$

$$p(r) = r^{3} + a_{2}r^{2} + a_{1}r + (b_{k} + a_{0}),$$
(50)

where $a_0 = \frac{\tau^3}{6} \lambda_0 L$, $a_1 = \frac{\tau^2}{2} \lambda_1 L^{\frac{2}{3}}$, $a_2 = \tau \lambda_2 L^{\frac{1}{3}}$ and $b_k = -w_{1,k} - \tau(z_{0,k} - \epsilon_{1,k})$.

The digital platform selected to execute the algorithm is the dSPACE DS1104 R&D Controller Board, with a voltage feedback loop sampled at two different frequencies for comparison purposes. A 16-bit resolution is used for analog-to-digital conversion, and the resolution of the digital pulse-width modulator (DPWM) is 50 ns. Serial communication between the dSPACE platform and ControlDesk software is used to monitor the DC-DC buck converter output voltage $V_o(t_k)$, duty cycle $D_c(t_k)$ and the system error $\epsilon_1(t_k)$.

In order to avoid frequency distortion in the voltage control loop due to the aliasing effect, a second-order Chebyshev low-pass filter with -20 dB of attenuation gain at the Nyquist frequency is used. The analog filter implementation is performed through a non-inverting Sallen–Key topology with the op-amp OPA4187. Finally, the DC-DC synchronous buck converter switches are ultra-low on-resistance power MOSFET IRF3710 driven via dual low side driver IR4427 to minimize propagation times and a pair of 6N135 high-speed photocoupler to isolate the control signal from the power section.

5.2. Experimental Results

The experiments shown in this section and their corresponding subsections use the control parameters of Table 3, where *K* is selected according to the Theorem 2, hence, eigenvalues of $\Omega(\tau)$ are 0.9995, 0.9554 + 0.0974*i* and 0.9554 - 0.0974*i* for $\tau = 25 \mu$ s and 0.9956, 0.2943 + 0.8080*i* and 0.9956 - 0.8080*i* for $\tau = 250 \mu$ s (calculated using the maximum values of Table 2). Finally, λ_j is properly selected according to [52]. Likewise, Figure 3 shows the physical prototype of the system. Experiments are performed with different values of load resistance and supply voltage to ensure that the controller is robust enough to handle these uncertainties.

Parameter	Value
	-3.35
k_p	-0.15
k_d	-0.00002
$u_{k_{min}}$	0.01
$u_{k_{max}}$	0.99
Ľ	2500
τ	25 μs , 250 μs
λ_0	1.1
λ_1	2.12
λ_2	2

Table 3. Control gains and parameters of the observer.



Figure 3. Experimental hardware setup.

Additionally, the proposed state feedback controller is compared with a saturated discrete-time PID controller with filter in the derivative action given as

$$D_{c}(t) = \begin{cases} u_{k_{max}} & if & u_{k} \ge u_{k_{max}} \\ u_{k} & if & u_{k_{min}} < u_{k} < u_{k_{max}}, \\ u_{k_{min}} & if & u_{k} \le u_{k_{min}} \end{cases}$$

$$u_{k} = \mathcal{Z}^{-1}[E(z)G(z)],$$

$$G(z) = k_{p_{pidf}} + k_{i_{pidf}} \frac{\tau}{2} \frac{z+1}{z-1} + k_{d_{pidf}} \frac{f_{n}}{1+f_{n}\tau \frac{z}{z-1}},$$
(51)

with $k_{p_{pidf}} = -0.1$, $k_{i_{pidf}} = -1.5$, $k_{d_{pidf}} = -0.00002$ and $f_n = 150$. Here $Z^{-1}\{\cdot\}$ is the inverse Z transform.

5.2.1. Output Voltage Tracking Performance

This analysis considers that the desired output voltage suddenly changes between $V_{ref,t_1} = 2$ V and $V_{ref,t_2} = 7$ V. The experiments being shown in this subsection use a fixed supply voltage of $V_s = 12.7$ V and a constant load of $R = 120 \Omega$. This operating point is selected because the value of R produces that the current in the inductor decreases almost to zero (discontinuous conduction mode DCM). Figure 4 shows the results of output voltage tracking performance for $\tau = 25 \mu s$ and Figure 5 for $\tau = 250 \mu s$. Notice that the proposed controller behaves better during reference changes since the settling time and percent overshoot are small enough. Additionally, it is noted that the proposed controller enters the saturation region of $u_{k_{min}}$; however, the voltage tracking is done correctly.



Figure 4. Output voltage tracking performance of the proposed controller and a saturated discrete—time PID with $\tau = 25 \ \mu s$. (a) Output voltage and reference; (b) control output; (c) reference tracking error and its estimation; (d) reference tracking error detail.



Figure 5. Output voltage tracking performance of the proposed controller and a saturated discrete–time PID with $\tau = 250 \ \mu s$. (a) Output voltage and reference; (b) reference tracking error and its estimation.

5.2.2. Load Variation Performance

This analysis shows the controller's behavior in response to load disturbances, a typical situation in power electronic converters. The experiments in this subsection are performed with $V_s = 12.7$, $V_{ref} = 5$ V, and the load resistance that changes every 2 s between the values $R_{t_1} = 120 \Omega$ and $R_{t_2} = 40 \Omega$. The result of output voltage regulation under these conditions is shown in Figure 6 for $\tau = 25 \mu s$ and Figure 7 for $\tau = 250 \mu s$. It is observed that the controller can suppress these disturbances, while the state estimation does not diverge from the real value during the transient state. Note that the response of the discrete-time PID controller is worse when implemented at a lower frequency.



Figure 6. Load variation performance of the proposed controller and a saturated discrete – time PID with $\tau = 25 \ \mu$ s. (a) Output voltage and reference; (b) control output; (c) reference tracking error and its estimation; (d) reference tracking error detail.



Figure 7. Load variation performance of the proposed controller and a saturated discrete–time PID with $\tau = 250 \ \mu s$. (a) Output voltage and reference; (b) reference tracking error and its estimation.

5.2.3. Input Voltage Variation

In this experiment, the input voltage of the DC-DC buck converter varies instantaneously between two values every second. The parameters of the experiments in this subsection are the supply voltage that changes between the values $V_{s_{t_1}} = 6$ V and $V_{s_{t_2}} = 10$ V and $R = 120 \Omega$. Figure 8 shows the results of the experiment for $\tau = 25 \mu s$ and Figure 9 for $\tau = 250 \mu s$. It is possible to see that the estimation of the system error $z_{0,k}$ presents a considerably smaller noise amplitude than the system state $x_{0,k}$, even when the robust exact time filtering differentiator is implemented at a lower frequency.



Figure 8. Input voltage variation performance of the proposed controller and a saturated discrete—time PID with $\tau = 25 \ \mu s$. (a) Output voltage and reference; (b) control output; (c) reference tracking error and its estimation; (d) reference tracking error detail.



Figure 9. Input voltage variation performance of the proposed controller and a saturated discrete–time PID with $\tau = 250 \ \mu s.$ (a) Output voltage and reference; (b) reference tracking error and its estimation.

6. Conclusions

This paper presents a new digital controller for a DC-DC buck converter with duty cycle saturation. The proposed structure relies on a robust exact filtering differentiator based on the implicit discretization of the homogeneous differentiator. Additionally, the design considers the physical constraints of the DC-DC buck converter by adding a saturation law. Moreover, the conditions for preserving the asymptotic precision of the robust exact time differentiator are given, and the convergence analysis of the discrete-time system. Likewise, these theorems offer a guide for selecting the control gains K.

The main advantage of this control scheme lies in the relationship between the estimation accuracy of the system states and noise filtration performances. This feature is especially useful in systems whose composition is based on switching actuators subject to high-frequency noise, as in the DC-DC buck converter. Likewise, the problem of filtering a noisy signal is often addressed, which is essential for implementing a derivative through discrete time. Real-time experimentation was carried out based on an efficient implementation method of the implicit discrete-time differentiator to ensure the effectiveness of the proposed control law, where the output voltage tracking performance and robustness to load and supply voltage variations were analyzed.

19 of 21

The results show a satisfactory performance and a sufficiently accurate estimation of the error, even in the presence of disturbances and measurement noise for a sampling period of $\tau = 25 \,\mu\text{s}$ and $\tau = 250 \,\mu\text{s}$, with a minimum difference in the measurement noise filtering capacity. Likewise, the proposed controller showed a better behavior than a saturated discrete-time PID with a filter in the derivative action, primarily when implemented at a lower frequency. This feature is desirable for practical control applications where hardware resources and digital processing capabilities are limited, and the plant is subject to measurement noise.

Author Contributions: Conceptualization, M.A.A.-C., J.D.S.-T. and G.J.R.-A.; methodology, J.E.C.-R.; software, M.A.A.-C. and J.E.C.-R.; validation, J.D.S.-T., G.J.R.-A. and D.E.C.-P.; formal analysis, J.E.C.-R.; investigation, M.A.A.-C. and J.E.C.-R.; resources, D.E.C.-P.; data curation, M.A.A.-C.; writing—original draft preparation, M.A.A.-C. and J.E.C.-R.; writing—review and editing, J.D.S.-T.; visualization, G.J.R.-A. and D.E.C.-P.; supervision, G.J.R.-A. and D.E.C.-P.; project administration, G.J.R.-A. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Acknowledgments: The authors appreciate the support of Consejo Nacional de Ciencia y Tecnológia (CONACYT) and Tecnológico Nacional de México (TecNM).

Conflicts of Interest: The authors declare no potential conflict of interest.

Abbreviations

The following abbreviations are used in this manuscript:

UPS	Uninterruptible power supply
GPI	Generalized proportional integral
PID	Proportional integral derivative
FPGA	Field-programmable gate array
DSP	Digital signal processor
SM	Sliding mode
PIAW	Proportional integral with anti-windup
ESR	Equivalent series resistance
ССМ	Continuous conduction mode
DPWM	Digital pulse-width modulator
DCM	Discontinuous conduction mode

References

- Goyal, V.K.; Shukla, A. Isolated DC–DC Boost Converter for Wide Input Voltage Range and Wide Load Range Applications. IEEE Trans. Ind. Electron. 2021, 68, 9527–9539. [CrossRef]
- Wai, R.J.; Lin, C.Y.; Duan, R.Y.; Chang, Y.R. High-Efficiency DC-DC Converter with High Voltage Gain and Reduced Switch Stress. IEEE Trans. Ind. Electron. 2007, 54, 354–364. [CrossRef]
- 3. Naayagi, R.T.; Forsyth, A.J.; Shuttleworth, R. High-Power Bidirectional DC–DC Converter for Aerospace Applications. *IEEE Trans. Power Electron.* **2012**, *27*, 4366–4379. [CrossRef]
- Nagata, H.; Uno, M. Nonisolated PWM Three-Port Converter Realizing Reduced Circuit Volume for Satellite Electrical Power Systems. IEEE Trans. Aerosp. Electron. Syst. 2020, 56, 3394–3408. [CrossRef]
- 5. Dusmez, S.; Hasanzadeh, A.; Khaligh, A. Comparative Analysis of Bidirectional Three-Level DC–DC Converter for Automotive Applications. *IEEE Trans. Ind. Electron.* **2015**, *62*, 3305–3315. [CrossRef]
- 6. Park, J.; Choi, S. Design and Control of a Bidirectional Resonant DC–DC Converter for Automotive Engine/Battery Hybrid Power Generators. *IEEE Trans. Power Electron.* 2014, *29*, 3748–3757. [CrossRef]
- Turksoy, A.; Teke, A.; Alkaya, A. A comprehensive overview of the dc-dc converter-based battery charge balancing methods in electric vehicles. *Renew. Sustain. Energy Rev.* 2020, 133, 110274. [CrossRef]

- 8. Sivamani, D.; Ramkumar, R.; Nazar Ali, A.; Shyam, D. Design and implementation of highly efficient UPS charging system with single stage power factor correction using SEPIC converter. *Mater. Today Proc.* **2021**, *45*, 1809–1819. [CrossRef]
- Zhan, Y.; Guo, Y.; Zhu, J.; Wang, H. Intelligent uninterruptible power supply system with back-up fuel cell/battery hybrid power source. J. Power Sources 2008, 179, 745–753. [CrossRef]
- Hong, T.; Geng, Z.; Qi, K.; Zhao, X.; Ambrosio, J.; Gu, D. A Wide Range Unidirectional Isolated DC-DC Converter for Fuel Cell Electric Vehicles. *IEEE Trans. Ind. Electron.* 2021, 68, 5932–5943. [CrossRef]
- 11. Kwon, J.M.; Kim, E.H.; Kwon, B.H.; Nam, K.H. High-Efficiency Fuel Cell Power Conditioning System with Input Current Ripple Reduction. *IEEE Trans. Ind. Electron.* 2009, 56, 826–834. [CrossRef]
- Oh, Y.G.; Choi, W.Y.; Kwon, J.M. Design of a Step-Up DC-DC Converter for Standalone Photovoltaic Systems with Battery Energy Storages. *Energies* 2022, 15, 44. [CrossRef]
- Bereš, M.; Kováč, D.; Vince, T.; Kováčová, I.; Molnár, J.; Tomčíková, I.; Dziak, J.; Jacko, P.; Fecko, B.; Gans, Š. Efficiency Enhancement of Non-Isolated DC-DC Interleaved Buck Converter for Renewable Energy Sources. *Energies* 2021, 14, 4127. [CrossRef]
- 14. Pereira, A.V.C.; Cavalcanti, M.C.; Azevedo, G.M.; Bradaschia, F.; Neto, R.C.; Carvalho, M.R.S.d. A Novel Single-Switch High Step-Up DC–DC Converter with Three-Winding Coupled Inductor. *Energies* **2021**, *14*, 6288. [CrossRef]
- 15. Qi, Q.; Ghaderi, D.; Guerrero, J.M. Sliding mode controller-based switched-capacitor-based high DC gain and low voltage stress DC-DC boost converter for photovoltaic applications. *Int. J. Electr. Power Energy Syst.* **2021**, *125*, 106496. [CrossRef]
- Zhu, B.; Liu, S.; Huang, Y.; Tan, C. Non-isolated high step-up DC/DC converter based on a high degrees of freedom voltage gain cell. *IET Power Electron.* 2017, 10, 2023–2033. [CrossRef]
- 17. Park, K.; Chen, Z. Control and dynamic analysis of a parallel-connected single active bridge DC–DC converter for DC-grid wind farm application. *IET Power Electron.* **2015**, *8*, 665–671. [CrossRef]
- 18. Bacha, S.; Munteanu, I.; Bratcu, A.I. Power electronic converters modeling and control. *Adv. Textb. Control. Signal Process.* **2014**, 454, 454.
- García-Alarcón, O.; Moreno-Valenzuela, J. Analysis and Design of a Controller for an Input-Saturated DC–DC Buck Power Converter. *IEEE Access* 2019, 7, 54261–54272. [CrossRef]
- 20. Mazumder, S. Stability analysis of parallel DC-DC converters. IEEE Trans. Aerosp. Electron. Syst. 2006, 42, 50–69. [CrossRef]
- Zurita-Bustamante, E.W.; Linares-Flores, J.; Guzman-Ramirez, E.; Sira-Ramirez, H. A Comparison Between the GPI and PID Controllers for the Stabilization of a DC–DC "Buck" Converter: A Field Programmable Gate Array Implementation. *IEEE Trans. Ind. Electron.* 2011, 58, 5251–5262. [CrossRef]
- 22. Seo, S.W.; Choi, H.H. Digital Implementation of Fractional Order PID-Type Controller for Boost DC–DC Converter. *IEEE Access* 2019, 7, 142652–142662. [CrossRef]
- NI, Y.; XU, J. Study of Discrete Global-Sliding Mode Control for Switching DC-DC Converter. J. Circuits Syst. Comput. 2011, 20, 1197–1209. [CrossRef]
- Seguel, J.L.; Seleme, S.I. Robust Digital Control Strategy Based on Fuzzy Logic for a Solar Charger of VRLA Batteries. *Energies* 2021, 14, 1001. [CrossRef]
- Wang, J.; Zhang, C.; Li, S.; Yang, J.; Li, Q. Finite-Time Output Feedback Control for PWM-Based DC–DC Buck Power Converters of Current Sensorless Mode. *IEEE Trans. Control. Syst. Technol.* 2017, 25, 1359–1371. [CrossRef]
- Aguilar-Ibanez, C.; Moreno-Valenzuela, J.; García-Alarcón, O.; Martinez-Lopez, M.; Acosta, J.A.; Suarez-Castanon, M.S. PI-Type Controllers and Σ – Δ Modulation for Saturated DC-DC Buck Power Converters. *IEEE Access* 2021, 9, 20346–20357. [CrossRef]
- 27. Benzaouia, A.; Soliman, H.M.; Saleem, A. Regional pole placement with saturated control for DC-DC buck converter through Hardware-in-the-Loop. *Trans. Inst. Meas. Control.* **2016**, *38*, 1041–1052. [CrossRef]
- El Fadil, H.; Giri, F.; Chaoui, F.Z.; El Magueri, O. Accounting for Input Limitation in the Control of Buck Power Converters. IEEE Trans. Circuits Syst. I Regul. Pap. 2009, 56, 1260–1271. [CrossRef]
- Moreno-Valenzuela, J. A Class of Proportional-Integral with Anti-Windup Controllers for DC–DC Buck Power Converters with Saturating Input. IEEE Trans. Circuits Syst. II Express Briefs 2020, 67, 157–161. [CrossRef]
- Campos-Mercado, E.; Mendoza-Santos, E.F.; Torres-Muñoz, J.A.; Román-Hernández, E.; Moreno-Oliva, V.I.; Hernández-Escobedo, Q.; Perea-Moreno, A.J. Nonlinear Controller for the Set-Point Regulation of a Buck Converter System. *Energies* 2021, 14, 5760. [CrossRef]
- Kaveh, P.; Shtessel, Y.B. Blood Glucose Regulation Using Higher-Order Sliding Mode Control. *Int. J. Robust Nonlinear Control.* 2008, 18, 557–569. [CrossRef]
- Iqbal, M.; Bhatti, A.I.; Ayubi, S.I.; Khan, Q. Robust Parameter Estimation of Nonlinear Systems Using Sliding-Mode Differentiator Observer. *IEEE Trans. Ind. Electron.* 2011, 58, 680–689. [CrossRef]
- Levant, A. Higher-Order Sliding Modes, Differentiation and Output-Feedback Control. Int. J. Control. 2003, 76, 924–941. [CrossRef]
- 34. Levant, A.; Livne, M. Robust Exact Filtering Differentiators. Eur. J. Control. 2019, 55, 33–44. [CrossRef]
- Carvajal-Rubio, J.E.; Sánchez-Torres, J.D.; Defoort, M.; Loukianov, A.G. On the Discretization of Robust Exact Filtering Differentiators. In Proceedings of the 21st IFAC World Congress 2020—1st Virtual IFAC World Congress (IFAC-V 2020), Berlin, Germany, 12–17 July 2020.

- 36. Hanan, A.; Jbara, A.; Levant, A. Non-chattering discrete differentiators based on sliding modes. In Proceedings of the 59th Conference on Decision and Control, Jeju Island, Korea, 14–18 December 2020. [CrossRef]
- Brogliato, B.; Polyakov, A.; Efimov, D. The Implicit Discretization of the Super-Twisting Sliding-Mode Control Algorithm. *IEEE Trans. Autom. Control.* 2020, 65, 3707–3713. [CrossRef]
- Carvajal-Rubio, J.E.; Sánchez-Torres, J.D.; Defoort, M.; Djemai, M.; Loukianov, A.G. Implicit and explicit discrete-time realizations of homogeneous differentiators. *Int. J. Robust Nonlinear Control.* 2021, *31*, 3606–3630. [CrossRef]
- 39. Mojallizadeh, M.R.; Brogliato, B.; Acary, V. Time-discretizations of differentiators: Design of implicit algorithms and comparative analysis. *Int. J. Robust Nonlinear Control.* **2021**, *31*, 7679–7723. [CrossRef]
- Levant, A. Filtering Differentiators and Observers. In Proceedings of the 2018 15th International Workshop on Variable Structure Systems (VSS), Estiria, Austria, 9–11 July 2018; pp. 174–179. [CrossRef]
- 41. Filippov, A.F. *Differential Equations with Discontinuous Righthand Sides*, 1st ed.; Mathematics and its Applications; Springer: Dordrecht, The Netherlands, 1988; Volume 18. [CrossRef]
- 42. Carvajal-Rubio, J.E.; Defoort, M.; Sánchez-Torres, J.D.; Djemai, M.; Loukianov, A.G. Implicit and Explicit Discrete-Time Realizations of the Robust Exact Filtering Differentiator. *J. Frankl. Inst.* **2022**, *359*, 3951–3978. [CrossRef]
- 43. Cheriha, H.; Gati, Y.; Kostov, V.P. On Descartes' Rule of Signs. arXiv 2019, arXiv:1905.01836.
- 44. McNamee, J.M.; Pan, V. Numerical Methods for Roots of Polynomials—Part II; Studies in Computational Mathematics; Elsevier Science: Amsterdam, The Netherlands; London, UK, 2013; Volume 16.
- Carvajal-Rubio, J.E.; Sanchez-Torres, J.D.; Defoort, M.; Djemai, M.; Loukianov, A.G. On the Efficient Implementation of an Implicit Discrete-Time Differentiator. Wseas Trans. Circuits Syst. 2021, 20, 70–74. [CrossRef]
- 46. Sira-Ramirez, H.J.; Silva-Ortigoza, R. *Control Design Techniques in Power Electronics Devices*; Springer Science & Business Media: Berlin/Heidelberg, Germany, 2006.
- 47. Faifer, M.; Piegari, L.; Rossi, M.; Toscani, S. An Average Model of DC–DC Step-Up Converter Considering Switching Losses and Parasitic Elements. *Energies* **2021**, *14*, 7780. [CrossRef]
- 48. Hart, D. Power Electronics; Tata McGraw-Hill: New York, NY, USA, 2011.
- He, Q.; Zhao, Y. The design of controller of buck converter. In Proceedings of the 2010 International Conference on Computer Application and System Modeling (ICCASM 2010), Taiyuan, China, 22–24 October 2010; Volume 15, pp. V15–251–V15–255. [CrossRef]
- 50. Garg, M.M.; Pathak, M.K.; Hote, Y.V. Effect of non-idealities on the design and performance of a dc-dc buck converter. J. Power Electron. 2016, 16, 832–839. [CrossRef]
- 51. Czarkowski, D. 10-DC-DC Converters. In *Power Electronics Handbook*, 4th ed.; Rashid, M.H., Ed.; Butterworth-Heinemann: Oxford, UK, 2018; pp. 275–288. [CrossRef]
- 52. Hanan, A.; Levant, A.; Jbara, A. Low-chattering discretization of homogeneous differentiators. *IEEE Trans. Autom. Control.* 2021, 67, 2946–2956. [CrossRef]