

Article

A New Multilevel Inverter Topology with Reduced DC Sources

Muhyaddin Rawa ^{1,2}, Prem P ³, Jagabar Sathik Mohamed Ali ^{4,5}, Marif Daula Siddique ^{6,*}, Saad Mekhilef ^{1,6,7}, Addy Wahyudie ^{8,9,*}, Mehdi Seyedmahmoudian ⁷ and Alex Stojcevski ⁷

- ¹ Department of Electrical and Computer Engineering, King Abdulaziz University, Jeddah 21589, Saudi Arabia; mrawa@kau.edu.sa (M.R.); saad@um.edu.my (S.M.)
- ² Center of Research Excellence in Renewable Energy and Power Systems, King Abdulaziz University, Jeddah 21589, Saudi Arabia
- ³ Switchgear Electromechanical, Chennai 600082, India; premp@ieee.org
- ⁴ Department of Electrical and Electronics Engineering, SRM Institute of Science and Technology, Kattankulathur Campus, Kattankulathur 603203, India; jsali@psu.edu.sa
- ⁵ Renewable Energy Lab, College of Engineering, Prince Sultan University, Riyadh 11586, Saudi Arabia
- ⁶ Power Electronics and Renewable Energy Research Laboratory, Department of Electrical Engineering, University of Malaya, Kuala Lumpur 50603, Malaysia
- ⁷ School of Software and Electrical Engineering, Faculty of Science, Engineering and Technology, Swinburne University of Technology, Victoria, VIC 3122, Australia; mseyedmahmoudian@swin.edu.au (M.S.); astojcevski@swin.edu.au (A.S.)
- ⁸ Electrical Engineering Department, United Arab Emirates University, Al Ain 15551, United Arab Emirates
- ⁹ National Water and Energy Center (NWEC), United Arab Emirates University, Al Ain 15551, United Arab Emirates
- * Correspondence: marifdaula1@gmail.com (M.D.S.); addy.w@uaeu.ac.ae (A.W.)



Citation: Rawa, M.; P, P.; Mohamed Ali, J.S.; Siddique, M.D.; Mekhilef, S.; Wahyudie, A.; Seyedmahmoudian, M.; Stojcevski, A. A New Multilevel Inverter Topology with Reduced DC Sources. *Energies* **2021**, *14*, 4709. <https://doi.org/10.3390/en14154709>

Academic Editor: Nicu Bizon

Received: 15 June 2021

Accepted: 24 July 2021

Published: 3 August 2021

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

Abstract: The component count for the multilevel inverter has been a research topic for the last few decades. The higher number of power semiconductor devices and sources leads to a higher power loss with the complex control requirement. A new multilevel inverter topology employing the concept of half-Bridge modules is suggested in this paper. It requires a lower number of dc sources and power components. The inverter is controlled using a fundamental frequency switching scheme. With the basic unit being able to produce 13 level voltage waveforms with three dc voltage sources, higher-level inverter configuration has also been discussed in the paper. The performance of the topology is analyzed in the aspects of circuit parameters and found better when compared to similar topologies proposed in recent literature. The comparison provided in the paper set the benchmark of the proposed topology in terms of lower component requirements. The topology is also optimized with two voltage fixing algorithms for maximizing the number of levels for the given number of IGBTs, drivers and dc sources, and the observations are presented. The efficiency analysis gives the peak efficiency as 98.5%. The simulations were carried out using the PLECS software tool and validated using a prototype rated at 500 W. The results with several test conditions have been reported and discussed in the paper.

Keywords: dc/ac power conversion; asymmetrical; multilevel inverter; reduced switch count; pulse width modulation; power converter

1. Introduction

Multilevel Inverters have been extensively used in the applications like FACTS, Electrical Vehicles, Smart grids etc., due to their merits like low dv/dt stress, modularity, improved power quality. These applications are due to their ability to synthesize high terminal voltages with low and medium voltage devices [1,2]. Conventionally, multilevel inverters are grouped under three major categories viz., Diode Clamped or neutral point clamped Multilevel Inverter (DC-MLI) or NPC-MLI, Flying Capacitor Multilevel Inverter (FC-MLI) and Cascaded H-Bridge Multilevel Inverter (CHB-MLI). As far as the number of power components are concerned, DC-MLI requires numerous diodes when the number

of levels in the waveform increases which makes the circuit control tedious. In FC-MLI, the voltage balancing issue posed by the diodes of NPC-MLI can be resolved using the redundant switching states offered by the clamping capacitors; but a higher number of passive components in the circuit will be a threat to circuit reliability [3,4]. CHB-MLI is highly modular and relatively simpler to control in comparison with the other two topologies. Further, it does not require any voltage balancing circuits as it employs independent dc sources [5–7]. Nevertheless, in conventional CHB-MLI, the required number of power switches increases by four for any additional dc source. The requirement for higher number of power devices in the conventional topologies have paved the way for research in Multilevel inverter topologies with reduced device count [8,9].

Most of the topologies utilizing independent dc sources for level synthesis are based on the idea of using switched dc sources for level addition and an H-Bridge for polarity reversal [10,11]. A modified H-Bridge, so-called developed H-Bridge, is proposed by [12]. The H-Bridge of this topology has six switches instead of four and two independent dc sources per module. The level addition can be done by cascading this developed H-Bridge. The topology requires a minimum of two sources and the total blocking voltage will increase rapidly if the number of H-Bridges increases. A new cascaded structure with its basic sub-module comprising of independent switched dc sources for level synthesis and an H-Bridge is analyzed in [13]. However, all the switches connecting the dc sources are bidirectional switches. This increases the number of components and the total blocking voltage across the H-Bridge is four times the dc voltage. Across connected multilevel inverter topology with the switched dc sources connected in a crisscross fashion is suggested by [14]. In this, the required number of switches increases by three for any additional independent source. This is 25% less when compared to conventional CHB-MLI, but the number of components is still high for a higher number of levels. A new multilevel inverter topology is discussed in [15]. It requires $n + 5$ switches for 'n' independent sources. However, the blocking voltage across the switches in the polarity changer is very high when the levels in the terminal voltage waveform increase. This necessitates switches with a higher voltage rating and heavier heat sink. A three-phase hybrid multilevel inverter topology is presented in [16]. The voltage balancing is achieved by letting the topology operate in selective switching states using the space vector modulation technique. This makes the control a bit complex and tedious task. All the above-mentioned topologies are symmetrical topologies, wherein the magnitude of all the dc voltage sources in the circuit will be equal. Asymmetrical operation is another solution that is often considered to reduce the switch count in MLI topologies. In [17], an E-type module for asymmetric multilevel inverter topology is proposed where the basic unit requires at least four independent dc sources. The topology proposed in [14] utilizes four-quadrant switches to make the circuit capable of operating in symmetrical and asymmetrical mode. In the topology presented in [18], the number of switches in the conduction path is high resulting in higher losses. However, the usage of capacitors in the circuit will necessitate separate voltage balancing methods. In the ST-type module discussed in [19], the total blocking voltage of the module is very high as few of the switches are supposed to block thrice the input voltage. An asymmetric dual-source multilevel inverter topology is proposed by [20], here the level adder comprises only two independent sources. The level addition is achieved using the clamped capacitors across the sources. Even though the required number of switches is reduced drastically at higher number of levels, the voltage balancing circuit used in the circuit makes it bulky and tedious to operate. The switches to level ratio are relatively high in the novel cross-connected multilevel inverter topology proposed by [21]. The higher number of switches makes this circuit impractical. All the topologies discussed above have a common issue of higher device count [22–28].

A new hybrid multilevel inverter topology combining the concept of hybrid and asymmetric operation is proposed in this paper. The lower number of the components has been the main design aspect for the proposed topology. The lower number of devices and

sources enables the topology for the applications related to solar PV and motor drives. The salient features of the proposed topology are as follows.

- The basic unit of the proposed topology generates a 13 level output voltage with a higher number of levels is possible with the generalized structure.
- A reduced voltage stress is achieved and lower number of dc voltage sources is required.
- Lower number of switching transitions improves the efficiency of the proposed topology.
- The 13 level basic unit has been discussed in detail and has been validated using a 500 W experimental setup.

The remaining part of the paper is organized as follows. Section 2 explains the structure and operation of the topology along with the comparison of the proposed topology with the other recent topologies in the literature in the aspects of the number of switches required and number of sources required for the required number of levels. Section 2 also deals with the modulation technique and efficiency estimation along with the selection of magnitude of dc voltage sources of the extended structure of the proposed topology and its optimization. Section 3 gives the simulation and experimental results, and the conclusion of the paper is provided in Section 4.

2. Methodology

2.1. Description of the Proposed Topology

The basic unit of the proposed hybrid multilevel inverter topology is shown in Figure 1. The basic unit consists of three parts: 1. Main Level generation Unit (MLGU), 2. Auxiliary Unit (AU) and 3. Polarity Reversal Unit (PRU). The MLGU consists of one bidirectional switch S_1 , two unidirectional switches S_2 and S_3 along with two dc voltage sources V_1 and V_2 . The MLGU can generate three different voltage levels i.e., V_1 , V_2 , and $V_1 + V_2$. In the MLGU, only one switch should be turned ON at a time otherwise the dc voltage sources will short-circuit. Since the switches of MLGU need to be operated at a higher frequency, the magnitude of V_1 and V_2 should be selected as low as possible.




Figure 1. Proposed hybrid inverter topology.

The auxiliary unit consists of two unidirectional switches S_{11} and S_{12} , supplied from a dc voltage source V_{11} which makes a half H-bridge circuit. One AU can generate two voltage levels with zero and V_{11} magnitude. Both switches S_{11} and S_{12} should be operated in a complementary mode to avoid short-circuiting of voltage source V_{11} . Figure 2 shows the connection diagram for all the possible switching combinations of the AU and MLGU

modules. The AU and MLGU can produce six voltage levels as shown in Figure 2a–f. For each voltage level, it can be seen that only two switches are operated, except for voltage levels shown in Figure 2b,e. In these two voltage levels, the number of conducting components becomes three due to the use of the bidirectional switch. The lower number of conducting switches reduces the overall losses. Also, the switched of AU are turned on and off only once in a positive or negative half cycle, this further reduced the losses.




Figure 2. Different switching states of level generation unit (a) $V_o = V_1$, (b) $V_o = V_2$, (c) $V_o = V_1 + V_2$, (d) $V_o = V_{11} + V_1$, (e) $V_o = V_{11} + V_2$, and (f) $V_o = V_{11} + V_1 + V_2$.

The combination of MLGU and AU generates the voltage levels in positive polarity only. To generate both positive and negative voltage polarities including zero voltage levels, PRU is used, which is a conventional H-Bridge circuit employing four unidirectional switches (H_1 – H_4). The combination of all these three units results in generating 13 levels at the output. The number of auxiliary units connected in series with the MLGU can be increased as shown in Figure 3 if the required number of levels in the terminal voltage is higher. The switching states for the generalized topology with ‘ m ’ auxiliary units connected in series is shown in Table 1. For the given ‘ m ’ auxiliary units, the number of levels in the terminal voltage wave can be estimated as follows

$$N_{Level} = N = 3 \times 2^{m+1} + 1 \quad (1)$$

The number of switches required to construct the topology with ‘ m ’ auxiliary units N_{sw} can be estimated as

$$N_{switch} = 2m + 8 \quad (2)$$

Since one of the switches in MLGU is a bidirectional switch with two IGBTs, the switch can be controlled with a single driver. Therefore, the number of drivers required for the generalized structure can be found as

$$N_{driver} = 2m + 7 \quad (3)$$




Figure 3. Generalized structure of the proposed topology.

Table 1. Switching Table.

S_1	S_2	S_3	S_{11}	S_{12}	S_{21}	S_{22}	—	S_{m1}	S_{m2}	H_1	H_2	H_3	H_4	Load Voltage (V)
0	0	1	0	1	0	1	—	0	1	1	0	1	0	V_1
1	0	0	0	1	0	1	—	0	1	1	0	1	0	V_2
0	1	0	0	1	0	1	—	0	1	1	0	1	0	$V_1 + V_2$
0	0	1	1	0	0	1	—	0	1	1	0	1	0	$V_{11} + V_1$
1	0	0	1	0	0	1	—	0	1	1	0	1	0	$V_{11} + V_2$
0	1	0	1	0	0	1	—	0	1	1	0	1	0	$V_{11} + V_1 + V_2$
0	0	1	1	0	1	0	—	0	1	1	0	1	0	$V_{21} + V_{11} + V_1$
1	0	0	1	0	1	0	—	0	1	1	0	1	0	$V_{21} + V_{11} + V_2$
0	1	0	1	0	1	0	—	0	1	1	0	1	0	$V_{21} + V_{11} + V_1 + V_2$
0	0	1	1	0	1	0	—	1	0	1	0	1	0	$V_{m1} + V_{21} + V_{11} + V_1$
1	0	0	1	0	1	0	—	1	0	1	0	1	0	$V_{m1} + V_{21} + V_{11} + V_2$
0	1	0	1	0	1	0	—	1	0	1	0	1	0	$V_{m1} + V_{21} + V_{11} + V_1 + V_2$
0	0	1	0	1	0	1	—	0	1	0	1	0	1	$-V_1$
1	0	0	0	1	0	1	—	0	1	0	1	0	1	$-V_2$
0	1	0	0	1	0	1	—	0	1	0	1	0	1	$-(V_1 + V_2)$
0	0	1	1	0	0	1	—	0	1	0	1	0	1	$-(V_{11} + V_1)$
1	0	0	1	0	0	1	—	0	1	0	1	0	1	$-(V_{11} + V_2)$
0	1	0	1	0	0	1	—	0	1	0	1	0	1	$-(V_{11} + V_1 + V_2)$
0	0	1	1	0	1	0	—	0	1	0	1	0	1	$-(V_{21} + V_{11} + V_1)$
1	0	0	1	0	1	0	—	0	1	0	1	0	1	$-(V_{21} + V_{11} + V_2)$
0	1	0	1	0	1	0	—	0	1	0	1	0	1	$-(V_{21} + V_{11} + V_1 + V_2)$
0	0	1	1	0	1	0	—	1	0	0	1	0	1	$-(V_{m1} + V_{21} + V_{11} + V_1)$
1	0	0	1	0	1	0	—	1	0	0	1	0	1	$-(V_{m1} + V_{21} + V_{11} + V_2)$
0	1	0	1	0	1	0	—	1	0	0	1	0	1	$-(V_{m1} + V_{21} + V_{11} + V_1 + V_2)$

2.2. Comparative Study

The reduction in the number of switches and dc voltage sources while achieving a higher number of levels is the main objective of the proposed topology. The components required along with the cost of the topology are compared with the similar topologies

available in the literature and the observations are presented in Table 2. From Table 2, the following observations are made, even though the topology given in [13] requires only 10 IGBTs, the required number of independent sources is double the time of the proposed topology. The merits accrued due to the lesser number of IGBTs in [17,20] are overshadowed by the inclusion of capacitors. The inclusion of capacitors in the circuit will make the circuit control tedious and require additional voltage balancing circuitry. Despite the fewer IGBTs employed in the above topologies, the total cost of the proposed topology is relatively low at 66.75 USD when compared to the topologies found in recent literature.

Table 2. Components and Cost Comparison.

S.No	Parameter	[13]	[20]	[21]	[19]	[17]	[18]	[24]	[28]	Proposed
1	Number of independent sources	6	2	4	4	2	4	6	7	3
2	Number of capacitors	-	4	-	-	3	-	-	-	-
3	Number of IGBTs	10	9	14	12	8	10	16	16	10
4	Number of drivers	8	7	13	9	8	10	12	14	7
5	Number of diodes	1	-	-	-	14	-	-	-	-
6	Cost of IGBT in USD (at 1 USD per IGBT)	10	9	14	9	8	10	16	16	10
7	Cost of Driver in USD (at 5.25 USD per IGBT)	42	36.75	68.25	47.25	42	52.5	63	73.5	36.75
8	Cost of diodes in USD (at 3.63 USD per diode)	3.63	-	-	-	50.82	-	-	-	-
9	Cost of capacitor in USD (at 1.82 USD per capacitor)	-	7.28	-	-	5.46	-	-	-	-
10	Total cost (USD)	80.63	75.03	113.25	81.2	141.28	86.5	113	126.5	66.75
11	Experimental output power (W)	32	450	170	240	64	300	570	125	500

2.3. Modulation Technique

Multilevel inverters can be controlled using both high and low-frequency switching schemes. Each scheme has its merit and demerit [29]. To control the proposed topology, a fundamental frequency switching scheme is used. The Space Vector Modulation (SVM) scheme or selective harmonic elimination scheme can be used for fundamental frequency switching. The control complexity in SVM makes it less attractive. As far as the selective harmonic elimination scheme is concerned, if the number of levels in the stepped voltage waveform increases, it will become tedious to solve the equations to determine the switching angles precisely [30–33]. In this paper, the nearest level modulation scheme is used. The control method is shown in Figure 4. In this method, the reference sine wave with fundamental frequency is compared with constants to realize each switching state. If the voltage waveform has ‘n’ steps in the positive half cycle of the voltage waveform, then ‘n’ constants have to be compared with the sine wave rated 6 per unit (p.u). The value of the nearest level constant is to be chosen from 0 to 1. Then, the nearest level constant will be added to the level number of the previous level to get the constant to be compared with the reference to synthesize the succeeding level *s* shown in Figure 4a. The pulses generated by comparing the nearest level constants with the reference are then used to trigger the IGBTs according to the switching function shown in Figure 4b.

For example, the gate pulses to the switches conducting in level 1 have to be generated by adding the chosen nearest level constant to zero. After analysis, many authors have concluded that 0.4 will be the optimum nearest level constant because the THD and magnitude of lower order harmonics will be very low at that point [23–25]. The switching angle for each level can be estimated as

$$\theta_x = \frac{x - 0.6}{N}, x = 1, 2, 3, \dots, N \quad (4)$$

Using (4). In the equation, the value 0.6 is obtained by subtracting the nearest level constant from 1.




Figure 4. NLCPWM with (a) Synthesizing the Terminal Voltage from Reference (b) Switching Function of NLM method.

2.4. Efficiency Estimation

In this section, the theoretical loss calculation is presented to calculate the efficiency of the proposed inverter topology. The major losses associated with the cascaded H-Bridge inverter system fed by independent dc sources are conduction and switching losses [26]. The estimation is performed by assuming that the load is purely resistive and the voltage available at the inverter output terminal is staircase waveform [27].

2.4.1. Conduction Loss

The conduction loss in a multilevel converter occurs when IGBT switches are turned ON and conducting current. For the proposed inverter topology, the losses incurring in each of the IGBT switches employed in the polarity conversion unit, MLGU and Auxiliary units are estimated separately for calculating total conduction loss. In the proposed Inverter, H-Bridge is used as a Polarity conversion unit in which two IGBTs (either H1 & H4 or H2&H3) are in load Current path at any instant of time. In this case, the conduction loss for the quarter of the fundamental cycle is obtained by

$$P_{Con,H} = \frac{4}{\pi} \int_0^{\pi/2} I_L^2(t) R_{on,T} dt \tag{5}$$

where \$R_{on,T}\$ and \$I_L(t)\$ are the transistor on-state resistance and load current, respectively. The load current can be assumed to be sinusoidal if the proposed topology generates a higher number of output voltage levels by connecting a greater number of auxiliary units. Therefore, the load current can be written as

$$I_L = I_p \sin(\omega t) \tag{6}$$

Using (5) and (6), the average conduction loss of the H-Bridge is obtained as below

$$P_{Con,H} = \frac{4}{\pi} \int_0^{\pi/2} I_p^2 \sin^2(\omega t) R_{on,T} dt \quad (7)$$

For the auxiliary unit, one unidirectional IGBT switch is in conduction throughout the fundamental cycle. For the period of $\frac{\pi}{2}$, the loss in AU is calculated as

$$P_{Con,Aux} = \frac{2}{\pi} \int_0^{\pi/2} I_p^2 \sin^2(\omega t) R_{on,T} dt \quad (8)$$

For m auxiliary units, the conduction loss is calculated as given below

$$P_{Con,Aux, Total} = m \times P_{Con,Aux} \quad (9)$$

where $m = 1, 2 \dots$

The MLGU contains a bidirectional switch (S_1) and two unidirectional switches (S_2 & S_3). The MLGU bidirectional switch is used only to synthesize voltage from V_2 source, during that time one IGBT and one diode of the bidirectional switch (S_1) is in the conduction path. Out of the two unidirectional switches either S_2 or S_3 are in conduction through the fundamental cycle. The conduction loss for the MLGU can be obtained by

$$P_{Con,MLGU} = \frac{2}{\pi} \left\{ \left[\int_0^{\pi/2} I_p^2 \sin^2(\omega t) R_{on,T} dt \right] + \left[\int_{t_2}^{t_3} I_p^2 \sin^2(\omega t) (R_{on,T} + R_{on,D}) dt \right] + \left[\int_{t_5}^{t_6} I_p^2 \sin^2(\omega t) (R_{on,T} + R_{on,D}) dt \right] \right\} \quad (10)$$

The total conduction loss for the full cycle of the output waveform can be obtained from Equations (7), (8) and (10). Because of the quadrant symmetry of the output voltage waveform, the conduction loss is estimated for the period of the quarter cycle and the result is multiplied by four to find the average conduction loss

$$P_{Con,T} = 4 \times \frac{1}{2\pi} (P_{Con,H} + P_{Con,AU} + P_{Con,MLGU}) \quad (11)$$

2.4.2. Switching Loss

In IGBT switches, during the transition from *on* state to *off* state or vice versa, the switching loss occurs due to the overlapping of voltage and current. The energy loss during turn on and turn off period of the IGBT switches is obtained as follows

$$E_{ON} = \frac{V_{ON} I}{6} t_{on} \quad (12)$$

where V_{ON} , I , t_{on} are the IGBT *on*-state voltage, the current through IGBT after turning on and turn on time respectively

$$E_{OFF} = \frac{V_{OFF} I}{6} t_{off} \quad (13)$$

where V_{OFF} , I , t_{off} are IGBT *off*-state voltage, the current flowing through IGBT before turning off and turn off time respectively. Equations (12) and (13) are used to estimate the average switching power loss in the proposed topology and it is calculated for switches in each unit separately. In PCU, there is one turn ON and one turn Off of the IGBT switches for half period of the fundamental cycle, and switching loss in PCU is evaluated as follows

$$P_{sw,PCU} = 2 \times f \times (E_{ON} + E_{OFF}) = \frac{1}{3} f \times I \times (V_{ON} t_{on} + V_{OFF} t_{off}) \quad (14)$$

where f is the fundamental switching frequency. Similarly, for AU in total, there is one turn on and one turn off during the half period and the equation is equivalent to the one obtained for PCU which is given as

$$P_{sw,AU} = 2 \times f \times (E_{ON} + E_{OFF}) = \frac{1}{3} \times f \times I (V_{ON}t_{on} + V_{OFF}t_{off}) \quad (15)$$

The MLGU contains three switches and the number of transitions that happened in half cycle is found to be nine out of which six turn *on* and three turn *off*. The switching MLGU is obtained as follows,

$$P_{sw,MLGU} = 2 \times f \times (6E_{ON} + 3E_{OFF}) = f \times I (2V_{ON}t_{on} + V_{OFF}t_{off}) \quad (16)$$

The total switching loss for a full cycle can be calculated as

$$P_{sw,T} = f \times (P_{sw,PCU} + P_{sw,AU} + P_{sw,MLGU}) \quad (17)$$

The total power loss and the efficiency of the proposed inverter are calculated by using (11) and (17)

$$P_{Loss,T} = P_{Con,T} + P_{sw,T} \quad (18)$$

$$\eta = \frac{P_{out}}{P_{in} + P_{Loss,T}}$$

Based on the above formulation, the efficiency of the proposed topology has been estimated and is shown in Figure 5. For the estimation of the efficiency of the proposed topology, the data of TOSHIBA IGBT GT50J325 switch has been used with varying output power. As indicated from Figure 5, the peak efficiency of the proposed topology is 98.5% at an output power of 1000 W. For higher output power, the efficiency decreases, however, the drop is not significant as at 5 kW, the efficiency is 96.2%.




Figure 5. Efficiency plot of the proposed topology.

2.5. Algorithms to Fix Voltage Magnitude in Extended Topology

The effectiveness of the topology depends on the ability to generate a greater number of levels and maximum voltage at its output terminal by utilizing fewer IGBT switches along with the associated driver circuits. The auxiliary unit's source voltage is predicted using two proposed algorithms based on the generation of maximum voltage and more numbers of levels with less number of power components. The number of switches used in each of the AU has to be constant to obtain the maximum number of levels and the equalities is given by

$$N_1 = N_2 = N_3 = \dots = N \quad (19)$$

where N_1, N_2, \dots, N_m is the number of switches in the first, second up to ' m ' AU modules connected in series to increase the output voltage level.

2.5.1. First Algorithm

In this algorithm, the auxiliary units (AU) dc source voltage at all the stages are equal and it is equal to $3V_1$

$$V_{11} = V_{21} = \dots = V_{m1} = 3V_1 \quad (20)$$

Stage 1:

When Single AU is connected to the MLGU, the maximum output voltage value and number of levels are obtained as follows

$$V_{o,11(max)} = 2(N_1 + 1)V_1 \quad (21)$$

$$N_{L,11} = 6N_1 + 1 \quad (22)$$

Stage 2:

On connecting the second AU, the maximum output value and levels are found as follows

$$V_{o,21(max)} = 3(N_2 + 1)V_1 \quad (23)$$

$$N_{L,21} = 9N_2 + 1 \quad (24)$$

For the m th stage, the maximum voltage and the maximum number of levels in the voltage waveform can be obtained by using the Equations (19) and (21)–(24)

$$V_{oF,m1(max)} = (m + 1)(N + 1)V_1 \quad (25)$$

$$N_{LF,m1} = 3N(m + 1) + 1 \quad (26)$$

2.5.2. Second Algorithm

In the second algorithm, each of the AU dc source values is different and the dc source value to obtain maximum output voltage and the maximum number of levels can be derived as follows

Stage 1:

The dc source magnitude of the first AU connected is given as

$$V_{11} = (N_1 + 1)V_1 \quad (27)$$

The maximum voltage and number of levels in this stage are found as follows

$$V_{o,11(max)} = 2(N_1 + 1)V_1 \quad (28)$$

$$N_{L,11} = 6N_1 + 1 \quad (29)$$

Stage 2:

The second AU dc source voltage magnitude connected is given

$$V_{21} = 2(N_2 + 1)V_1 \quad (30)$$

The corresponding maximum voltage and levels obtained during this stage are

$$V_{o,21(max)} = 4(N_2 + 1)V_1 \quad (31)$$

$$N_{L,21} = 12N_2 + 1 \quad (32)$$

For ' m ' AU's, the equations can be obtained using the Equations (19) and (27)–(32)

$$V_{m1} = m(N + 1) \quad (33)$$

$$V_{oS,m1(max)} = \left(\frac{1}{2}m^2 + \frac{1}{2}m + 1 \right) (N + 1)V_1 \quad (34)$$

$$N_{LS,m1} = 3(N^{m+1}) + 1 \quad (35)$$

where $V_{oS,m1(max)}$ & $N_{LS,m1}$ are the maximum output voltage and the maximum number of levels synthesized using the second algorithm.

2.6. Optimization of Structures

The optimization of the proposed topology in terms of number of IGBTs, number of driver circuits, and number of dc sources required to synthesize the maximum number of levels for both algorithms are related by considering various aspects is presented below

The number of IGBT (N_{SW}) in the proposed topology is obtained by

$$N_{SW} = (N_1 + N_2 + \dots + N_m + 8) \quad (36)$$

For m stages, the number of IGBT required can be estimated as

$$N_{SW,m} = \left(\sum_{i=1}^m N_i \right) + 8 = Nm + 8 \quad (37)$$

The Equations (25), (26), (34) and (35) can be used to find the relation between levels and various circuit parameters and the same can be used to determine the optimal structures with which the maximum number of voltage levels can be obtained with a minimum number of IGBTs drivers and dc sources.

2.6.1. Optimization of the Proposed Cascade Converter for Maximizing the Number of Levels with Constant Power Switches

By using Equations (26), (35) and (37) the topology is optimized to obtain a maximum number of levels with a constant number of IGBT's for the proposed algorithms. The number of levels obtained using the first and second algorithms is given as follows

$$N_{LF,m1} = N_{SW,F} \times \frac{3N(m+1) + 1}{Nm + 8} \quad (38)$$

$$N_{LS,m1} = N_{SW,S} \times \frac{(3N^{m+1}) + 1}{Nm + 8} \quad (39)$$

Here $N_{SW,F}$ and $N_{SW,S}$ denote the number of switches in the first and second algorithms which is kept constant. If the ratios $\frac{3N(m+1)+1}{Nm+8}$ & $\frac{(3N^{m+1})+1}{Nm+8}$ are minimum for a value of ' m ' value then the condition is favorable to generate more levels with a constant number of switches. From Figure 6a, it is found that at $m = 1$ gives the optimal condition for both algorithms.




Figure 6. Optimization of structures for maximizing the number of levels for constant (a) number of switches (b) number of drivers and (c) number of dc sources.

2.6.2. Optimization of the Proposed Cascade Converter for Maximizing the Number of Levels with Constant Driver Circuits

The maximum number of levels generated to the constant number of driver circuits for the first and second algorithm is given by Equations (40) and (41) and it is computed from Equations (3), (25) and (36)

$$N_{LF,m1} = N_{Dr,F} \times \frac{3N(m+1)+1}{Nm+7} \quad (40)$$

$$N_{LS,m1} = N_{Dr,S} \times \frac{(3N^{m+1})+1}{Nm+7} \quad (41)$$

The topology could able to generate more number of levels with constant driver circuits when the ratio's $\frac{3N(m+1)+1}{Nm+7}$ and $\frac{(3N^{m+1})+1}{Nm+7}$ of the first and second algorithms are minimum. The minimum ratio value for both the algorithms are obtained when $m = 1$ and it can be seen from Figure 6b.

2.6.3. Optimization of the Proposed Cascade Converter for Maximizing the Number of Levels with Constant DC Sources

The relationship between the number of dc sources and the number of levels for the proposed algorithms can be, respectively, obtained by

$$N_{LF,m1} = N_{DC,F} \times \frac{3N(m+1)+1}{m+N} \quad (42)$$

$$N_{LS,m1} = N_{DC,S} \times \frac{(3N^{m+1})+1}{m+N} \quad (43)$$

It is evident from Figure 6c, $m = 1$ presents the optimal topology for generating more levels with constant Dc sources for both algorithms. The Equations (20)–(22) and Equations (23)–(25) provides the relation between the number of switches, number of drivers, and number of DC sources to the number of levels for the first and second algorithm respectively.

3. Simulation and Experimental Results

3.1. Simulation Results

To verify the performance of the proposed topology, a simulation is carried out using the PLECS software. The magnitude of voltage sources is selected as $V_1 = 50$ V, $V_2 = 100$ V, and $V_{11} = 150$ V. Initially the inverter is made to feed a resistive load of 50Ω . With the size of each step as 50 V, the peak voltage obtained at the inverter terminals is 300 V with six steps. A corresponding load current with a peak magnitude of 6A is observed at the load as shown in Figure 7a. When the topology was made to feed an R-L load 50Ω and 100 mH, the load current is obtained as 5.07 A, with the load impedance being $50 + j31.41 \Omega$. The inductive reactance of the load naturally filters the current waveform. Therefore, the load current observed in the inductive load appears to be a smoother sine wave as shown in Figure 7b when compared to its resistive load counterpart.




Figure 7. Cont.






Figure 7. Simulation results (a) Terminal voltage and Load current for R load. (b) Terminal voltage and Load current for R-L load.

To analyze the dynamic response of the system the modulation index is subjected to a sudden change and the response of the system is observed. With an R-L load of 50Ω and 100 mH , the voltage and current transition is smooth while the modulation index is changed at 0.10 s as shown in Figure 8a. Further, the number of levels obtained at the modulation index of 1.0 is six when compared to four at a modulation index of 0.67 . The topology is also subjected to a simultaneous change in load from R to R-L and a change in modulation index from 0.50 to 1.0 as shown in Figure 8b. In that case, the load current is observed to be smoothed at 0.10 s since the inductive load is a natural filter. The three positive and negative levels lost at a modulation of the index of 0.5 is regained at 0.1 s . Thus, validating the seamless performance of the topology under dynamic conditions.



(a)



(b)

Figure 8. Terminal voltage and Load current for (a) change of MI with R-L load and (b) change of MI and load from R load to R-L load.

3.2. Experimental Results

In order to verify the simulation results, a hardware prototype is built. TOSHIBA IGBT GT50J325 is used as a switching device. dSPACE CP1104 is used to generate the gate pulses and is made suitable for switches via the gate driver circuit. The hardware prototype developed is shown in Figure 9. For the experimental results. The magnitude of dc voltage sources is selected as $V_1 = 40$ V, $V_2 = 80$ V, and $V_{11} = 120$ V.






Figure 9. Experimental Prototype.

Figure 10a shows the experimental results with output voltage and current waveforms with a resistive load. For a peak load voltage of 240 V, the peak current is observed as 4A at a load of 60 Ohm as shown in Figure 10a. When the load is changed to 60 ohms with an inductance of 300 mH to form the existing R-Load, the peak load current is obtained as 2A and it has got smoother as shown in Figure 10b. In both cases, a modulation index (MI) of 1.0 is used. Figure 10c shows the harmonic spectrum of output voltage and the THD comes out to be 6.3%.




(a)

Figure 10. Cont.



(b)



(c)

Figure 10. Terminal voltage and Load current for (a) R load and (b) R-L load, and (c) harmonic spectrum of output voltage.

When the experimental prototype is subjected to a sudden change in modulation index, that is if the modulation index is lowered to 0.4 from 1.0, the peak voltage reduces to 100 V, and the load current is observed as 1.3A as shown in Figure 11a. Similarly, for the R-Load of 60 ohms and an inductance of 300 mH, the inverter has undergone a smooth switchover and the load voltage and current waveform obtained are shown in Figure 11b as MI is changed from 1.0 to 0.4.






Figure 11. Terminal voltage and Load current with a change of MI with (a) R load and (b) R-L load.

Further, when the topology is subjected to the sudden load addition from no load to a load of 60 ohm and 300 mH, the current waveform undergoes a smooth transition with zero overshoot as shown in Figure 12a. Figure 12b shows the response of the inverter for a consequent disturbance of change in load with a modulation index of 1.0. Firstly, the load terminals are open, which results in zero load current. After few cycles of the output voltage, a load of 120 ohm is connected across the load terminals, which draws a current of 2A, peak, and after few cycles of the output voltage, another resistance of 120 ohm is connected in parallel to the existing 120 ohm. Thus, the effective load resistance becomes 60ohm, hence a peak load current of 4A is drawn from the inverter. From Figure 12b, it can be observed that both the disturbances are taken seamlessly by the inverter. From all these simulations and experimental results, it can be concluded that the performance of the proposed topology is satisfactory steady as well as dynamic loading conditions. The dynamic load test is essential for the application of the proposed topology for electrical drive application. The results with a change of load, change of modulation index, doubling

of load current confirm the satisfactory performance of the proposed topology under dynamic loading conditions.



(a)



(b)

Figure 12. Terminal voltage and Load current for dynamic change in load with a change of load from (a) no-load to 60 ohm + 300 mH and (b) no-load to 120 ohm to 60 ohm.

4. Conclusions

A new hybrid MLI topology is proposed in this paper with a reduced number of switches and dc voltage sources. The proposed topology is able to produce a higher number of levels at the output by connecting several auxiliary units to the proposed basic unit. The efficiency of the topology is estimated as 98.5%. From the components and cost comparison made, it has been observed that the number of components required for building the topology is less when compared to the topologies proposed in recent literature and consequently the cost of the topology is less. For the proposed 13 levels, a THD of 6.3% has been obtained with the NLCPWM. The performance of the topology is validated with simulation and experimental results. A 500 W low power laboratory prototype has been used for the validation of the proposed topology and different loading conditions have been tested. The loading conditions used for the validation of the proposed topology include fixed as well as dynamic load. Change of load, change of modulation index, and doubling of load current has been validated with the proposed topology. One of the major limitations of the proposed topology has been the use of an H-bridge. Another limitation

has been the requirement of a higher number of isolated sources. Further research related to the proposed topology will be the reduction in the voltage stress of H-bridge switches with improved modulation techniques. Further, the application of solar PV panels with the proposed topology will be another future task. Modulation index has an important role in the performance improvements like improved power loss with the better harmonic profile of the output voltage and current. Therefore, an improved modulation technique needs to be developed and tested with the proposed topology.

Author Contributions: Conceptualization, M.R., P.P., J.S.M.A. and S.M.; methodology, M.R., P.P., J.S.M.A. and S.M.; validation, M.R., M.D.S. and S.M.; formal analysis, P.P., A.W., M.D.S., M.S. and S.M.; investigation, A.W., M.D.S., M.S. and A.S.; writing—original draft preparation, P.P., J.S.M.A., A.W., M.R., M.S. and A.S.; writing—review and editing, P.P., J.S.M.A., A.W., M.R., M.S. and A.S.; supervision, S.M., A.W., M.D.S., M.S. and A.S.; funding acquisition, S.M., A.W., M.R., M.S. and A.S. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by the Asian University Alliance (AUA)-UAE-U under Grant 12R022.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Conflicts of Interest: The authors declare no conflict of interest.

References

- Bughneda, A.; Salem, M.; Richelli, A.; Ishak, D.; Alatai, S. Review of multilevel inverters for PV energy system applications. *Energies* **2021**, *14*, 1585. [\[CrossRef\]](#)
- Zhang, J.; Xu, S.; Din, Z.; Hu, X. Hybrid Multilevel Converters: Topologies, Evolutions and Verifications. *Energies* **2019**, *2*, 615. [\[CrossRef\]](#)
- Xue, Q.; Zhang, X.; Teng, T.; Zhang, J.; Feng, Z.; Lv, Q. A Comprehensive Review on Classification, Energy Management Strategy, and Control Algorithm for Hybrid Electric Vehicles. *Energies* **2020**, *13*, 5355. [\[CrossRef\]](#)
- di Benedetto, M.; Lidozzi, A.; Solero, L.; Crescimbeni, F.; Grbović, P.J. High-performance 3-phase 5-level e-type multilevel-multicell converters for microgrids. *Energies* **2021**, *14*, 843. [\[CrossRef\]](#)
- Majstorovic, M.; Rivera, M.; Ristic, L.; Wheeler, P. Comparative study of classical and mpc control for single-phase mmc based on v-hil simulations. *Energies* **2021**, *14*, 3230. [\[CrossRef\]](#)
- Espinosa, E.; Melín, P.; Baier, C.; Espinoza, J.; Garcés, H. An Efficiency Analysis of 27 Level Single-Phase Asymmetric Inverter without Regeneration. *Energies* **2021**, *14*, 1459. [\[CrossRef\]](#)
- Loganathan, V.; Srinivasan, G.K.; Rivera, M. Realization of 485 level inverter using tri-state architecture for renewable energy systems. *Energies* **2020**, *13*, 6627. [\[CrossRef\]](#)
- Anand, V.; Singh, V. Compact symmetrical and asymmetrical multilevel inverter with reduced switches. *Int. Trans. Electr. Energy Syst.* **2020**, *30*, e12458. [\[CrossRef\]](#)
- Anand, V.; Singh, V. Implementation of cascaded asymmetrical multilevel inverter for renewable energy integration. *Int. J. Circuit Theory Appl.* **2020**, 2944. [\[CrossRef\]](#)
- Babaei, E.; Alilu, S.; Laali, S. A new general topology for cascaded multilevel inverters with reduced number of components based on developed H-bridge. *IEEE Trans. Ind. Electron.* **2014**, *61*, 3932–3939. [\[CrossRef\]](#)
- Alishah, R.S.; Nazarpour, D.; Hosseini, S.H.; Sabahi, M. Reduction of power electronic elements in multilevel converters using a new cascade structure. *IEEE Trans. Ind. Electron.* **2015**, *62*, 256–259. [\[CrossRef\]](#)
- Gupta, K.K.; Jain, S. Comprehensive review of a recently proposed multilevel inverter. *IET Power Electron.* **2014**, *7*, 467–479. [\[CrossRef\]](#)
- Prem, P.; Bharanikumar, R. Design and mathematical evaluation of a new multilevel inverter topology with less circuit components for solar and wind energy conversion systems. *Appl. Math. Inf. Sci.* **2017**, *11*, 1115–1122. [\[CrossRef\]](#)
- Siddique, M.D.; Mekhilef, S.; Shah, N.M.; Memon, M.A. Optimal Design of a New Cascaded Multilevel Inverter Topology with Reduced Switch Count. *IEEE Access* **2019**, *7*, 24498–24510. [\[CrossRef\]](#)
- Masaoud, A.; Mekhilef, S.; Ping, H.W.; Wong, K.I. A simplified structure for three-phase 4-level inverter employing fundamental frequency switching technique. *IET Power Electron.* **2017**, *10*, 1870–1877. [\[CrossRef\]](#)
- Samadaei, E.; Gholamian, S.A.; Sheikholeslami, A.; Adabi, J. An Envelope Type (E-Type) Module: Asymmetric Multilevel Inverters with Reduced Components. *IEEE Trans. Ind. Electron.* **2016**, *63*, 7148–7156. [\[CrossRef\]](#)
- Gautam, S.P.; Sahu, L.K.; Gupta, S. Reduction in number of devices for symmetrical and asymmetrical multilevel inverters. *IET Power Electron.* **2016**, *9*, 698–709. [\[CrossRef\]](#)

18. Jayabalan, M.; Jeevarathinam, B.; Sandirasegarane, T. Reduced switch count pulse width modulated multilevel inverter. *IET Power Electron.* **2017**, *10*, 10–17. [[CrossRef](#)]
19. Samadaei, E.; Sheikholeslami, A.; Gholamian, S.A.; Adabi, J. A Square T-Type (ST-Type) Module for Asymmetrical Multilevel Inverters. *IEEE Trans. Power Electron.* **2018**, *33*, 987–996. [[CrossRef](#)]
20. Prem, P.; Sathik, J.; Sivaraman, P.; Mathewsaran, A.; Aleem, S.H.E.A. A new asymmetric dual source multilevel inverter topology with reduced power switches. *J. Chin. Inst. Eng. Trans. Chin. Inst. Eng. A* **2019**, *42*, 460–472. [[CrossRef](#)]
21. Prem, P.; Sugavanam, V.; Abubakar, A.I.; Ali, J.S.M.; Sengodan, B.C.; Krishnasamy, V.; Padmanaban, S. A novel cross-connected multilevel inverter topology for higher number of voltage levels with reduced switch count. *Int. Trans. Electr. Energy Syst.* **2020**, *30*, e12381. [[CrossRef](#)]
22. Ali, J.S.M.; Kannan, R. A new symmetric cascaded multilevel inverter topology using single and double source unit. *J. Power Electron.* **2015**, *15*, 951–963. [[CrossRef](#)]
23. Ramani, K.; Sathik, M.A.J.; Sivakumar, S. A new symmetric multilevel inverter topology using single and double source sub-multilevel inverters. *J. Power Electron.* **2015**, *15*, 96–105. [[CrossRef](#)]
24. Alishah, R.S.; Hosseini, S.H.; Babaei, E.; Sabahi, M. A New General Multilevel Converter Topology Based on Cascaded Connection of Submultilevel Units with Reduced Switching Components, DC Sources, and Blocked Voltage by Switches. *IEEE Trans. Ind. Electron.* **2016**, *63*, 7157–7164. [[CrossRef](#)]
25. Buccella, C.; Cecati, C.; Cimoroni, M.G.; Razi, K. Analytical method for pattern generation in five-level cascaded H-bridge inverter using selective harmonic elimination. *IEEE Trans. Ind. Electron.* **2014**, *61*, 5811–5819. [[CrossRef](#)]
26. Alishah, R.; Nazarpour, D.; Hosseini, S.H.; Sabahi, M. Novel topologies for symmetric, asymmetric, and cascade switched-diode multilevel converter with minimum number of power electronic components. *IEEE Trans. Ind. Electron.* **2014**, *61*, 5300–5310. [[CrossRef](#)]
27. Neti, S.S.; Anand, V.; Singh, V. Single-Phase Generalized Switched-Capacitor Multilevel Inverter Using Reduced Number of Power Semiconductor Components with Voltage Boosting Ability. *Arab J. Sci. Eng.* **2021**. [[CrossRef](#)]
28. Babaei, E.; Laali, S.; Bayat, Z. A single-phase cascaded multilevel inverter based on a new basic unit with reduced number of power switches. *IEEE Trans. Ind. Electron.* **2015**, *62*, 922–929. [[CrossRef](#)]
29. Siddique, M.D.; Ali, J.S.M.; Mekhilef, S.; Mustafa, A.; Sandeep, N.; Almakhles, D. Reduced Switch Count Based Single Source 7L Boost Inverter Topology. *IEEE Trans. Circuits Syst. Express Briefs* **2020**, *67*, 3252–3256. [[CrossRef](#)]
30. Siddique, M.D.; Mekhilef, S.; Mekhilef, S.; Shah, N.M.; Ali, J.S.M.; Blaabjerg, F. A new switched capacitor 7L inverter with triple voltage gain and low voltage stress. *IEEE Trans. Circuits Syst. Express Briefs* **2020**, *67*, 1294–1298. [[CrossRef](#)]
31. Siddique, M.D.; Mekhilef, S.; Padmanaban, S.; Memon, M.A.; Kumar, C. Single Phase Step-up Switched-Capacitor Based Multilevel Inverter Topology with SHEPWM. *IEEE Trans. Ind. Appl.* **2021**, *57*, 3107–3119. [[CrossRef](#)]
32. Camurca, L.; Langwasser, M.; Liserre, M. Design Approach of Inductive Components in Medium Voltage Modular Multilevel Converter Considering DC Side Fault Protection Conditions. In Proceedings of the IEEE Applied Power Electronics Conference and Exposition—PEC, Virtual Conference, 14–17 June 2021; pp. 2617–2624. [[CrossRef](#)]
33. Marquez, A.; Monopoli, V.G.; Tcai, A.; Leon, J.I.; Buticchi, G.; Vazquez, S.; Liserre, M.; Franquelo, L.G. Discontinuous-PWM Method for Multilevel N-Cell Cascaded H-Bridge Converters. *IEEE Trans. Ind. Electron.* **2020**, *68*, 7996–8005. [[CrossRef](#)]