

Article

A Study on the Effect of Temperature Variations on FPGA-Based Multi-Channel Time-to-Digital Converters

Awwad H. Alshehry , Saleh M. Alshahry , Abdullah K. Alhazmi  and Vamsy P. Chodavarapu * 

Department of Electrical and Computer Engineering, University of Dayton, 300 College Park, Dayton, OH 45469, USA; alshehrya1@udayton.edu (A.H.A.); Alshahrys1@udayton.edu (S.M.A.); alhazmia3@udayton.edu (A.K.A.)

* Correspondence: vchodavarapu1@udayton.edu; Tel.: +1-(937)-229-2870

Abstract: We describe a study on the effect of temperature variations on multi-channel time-to-digital converters (TDCs). The objective is to study the impact of ambient thermal variations on the performance of field-programmable gate array (FPGA)-based tapped delay line (TDL) TDC systems while simultaneously meeting the requirements of high-precision time measurement, low-cost implementation, small size, and low power consumption. For our study, we chose two devices, Artix-7 and ProASIC3L, manufactured by Xilinx and Microsemi, respectively. The radiation-tolerant ProASIC3L device offers better stability in terms of thermal sensitivity and power consumption compared to the Artix-7. To assess the performance of the TDCs under varying thermal conditions, a laboratory thermal chamber was utilized to maintain ambient temperatures ranging from -75 to 80 °C. This analysis ensured a comprehensive evaluation of the TDCs' performance across a wide operational range. By utilizing the Artix-7 and ProASIC3L devices, we achieved root mean square (RMS) resolution of 24.7 and 554.59 picoseconds, respectively. Total on-chip power of 0.968 W was achieved using Artix-7, while 1.997 mW of power consumption was achieved using the ProASIC3L device. We worked to determine the temperature sensitivity for both FPGA devices, which could help in the design and optimization of FPGA-based TDCs for many applications.

Keywords: field programmable gate arrays; FPGA; RMS resolution; tapped delay line; temperature variations; time to digital converter



Citation: Alshehry, A.H.; Alshahry, S.M.; Alhazmi, A.K.; Chodavarapu, V.P. A Study on the Effect of Temperature Variations on FPGA-Based Multi-Channel Time-to-Digital Converters. *Sensors* **2023**, *23*, 7672. <https://doi.org/10.3390/s23187672>

Academic Editor: Raquel Caballero-Aguila

Received: 4 August 2023

Revised: 22 August 2023

Accepted: 29 August 2023

Published: 5 September 2023



Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

Many applications that require high-precision time measurement such as spacecraft missions, medical diagnostics, materials spectroscopy, light detection and ranging (LiDAR), and high-energy nuclear physics, use time-to-digital converters (TDC) [1–7]. TDCs are used in applications where the precise time interval between two digital signals is required. Many commercially available TDCs offer timing resolution of less than 10 picoseconds for single and multi-channel versions [8–10]. TDCs are commonly implemented using an application-specific integrated circuit (ASIC) or a field-programmable gate array (FPGA) platform. While both ASICs and FPGAs have certain advantages and limitations, FPGAs are the preferred choice for multi-channel TDCs due to their advantages of shorter development time, flexibility, and cost-effectiveness, as shown in Table 1. Moreover, FPGA devices can be reprogrammed, which make FPGAs well-suited for use in harsh and dynamic environments, including space and critical civilian applications [11–14].

Various FPGA-based TDC architectures have been developed to date, including course counters, phased clocks, tapped delay lines (TDLs), differentials, and pulse shrinking. For these uses, TDL architecture offers simplicity, reliability, low latency, and low resource utilization [13,15]. The internal resources of the FPGA device are utilized as delay elements to build the carry chains in the TDL. However, TDL architectures are susceptible to process, operating voltage, and temperature (PVT) variations [8,16–18], which deteriorate the TDC

performance by changing both the uniformity and the propagation delay time of the internal logic resources of the FPGA.

Table 1. Advantages and disadvantages of FPGA- and ASIC-based TDCs.

Platform Type	Pros	Cons
FPGA	<p>Re-configuration of the TDCs without requiring hardware changes.</p> <p>High performance using high-speed digital signal processing techniques.</p> <p>Easier to customize the TDCs to meet specific application requirements.</p> <p>Lower cost, particularly if fewer FPGA resources are required to implement the TDCs.</p> <p>Shorter development time.</p>	<p>Require higher power consumption.</p>
ASIC	<p>Fully customized for optimum performance of the TDC for a specific application.</p> <p>Can be designed to minimize power consumption.</p>	<p>Lack of flexibility; ASICs cannot be reconfigured or modified once they are fabricated.</p> <p>ASIC development is more expensive in low-volume production.</p> <p>ASIC designs are time-consuming processes, particularly if the designs are large or complex.</p>

The structure of the TDL TDC used in this work is represented by the block diagram shown in Section 2. The goal of using the TDL structure is to sample the propagation of the start signal through the delay lines using the system clock signal, which is assigned as the stop signal [19]. There are different schemes for implementing the TDL, including delaying the start signal, clock signal, or both through the delay elements. In this work, the start signal is delayed through a series of delay elements. The delay elements are chosen based on the available logic resources in the selected FPGA chip to build the TDL [13–15]. Won et al. [20] proposed two TDC structures based on TDL architecture to help solve both the non-linearity and clock skew issues. Their group analyzed the properties of clock skew on TDL TDC through numerical analysis (density test code) and the TDC transfer function using the Xilinx Virtex-6 (ML605) device. Favi and Charbon [21] explained that turbo mode is presented to enable sub-nanosecond time resolution of the conversion rate, up to 300 M sample/s, and to use a range higher than 50 ns. Song and Liu [22] presented an FPGA-based TDC where the FPGA's committed carry lines were used as delay elements. They obtained a time measurement resolution of 50 ps after calibration.

This study shows that the new generation of FPGA devices can provide stable and high performance in the presence of large temperature variations using Artix-7 and ProASIC3L. The radiation-tolerant ProASIC3L device built for space applications maintains better stability in terms of thermal sensitivity and power consumption compared to the Artix-7. An overview of some previous studies covering the impact of thermal variations on TDC performance is listed in Table 2. The proposed designs are tested under ambient temperatures ranging from -75 to 80 °C to study the effect of temperature variations. Compared to the temperature range considered in our work, the minimum temperature analyzed was -21 °C by [23], and the maximum temperature was 85 °C by using Xilinx Virtex-4 and Artix-7 devices [24,25]. We achieved a stable RMS resolution of 24.7 and 554.59 picoseconds using Artix-7 and ProASIC3L, respectively. Moreover, we achieved low power consumption of 0.968 W and 1.997 mW for Artix-7 and ProASIC3L, respectively. We determined the temperature sensitivity factors for both FPGA-based TDC systems. The proposed TDCs in this study are suitable for use in various safety-critical, mission-critical, telecommunications, space, consumer, medical imaging, and industrial applications. Table 2 and Section 5 justify the achieved results of the proposed TDCs with other methods in more detail.

Table 2. Overview of studies.

Ref	Method	Device	RMS [ps]	Precision [ps]	Dead Time [ns]	Temperature Correction	Temperature Range [°C]	Temperature Sensitivity [ps/°C]	Power Consumption [W]
[26]	DL ¹	ProASIC2	100	70	NA ²	NA	[−20–60]	0.5	0.260
[22]	LSPM ³	Kintex-7	1.29	3.54	NA	NA	[10–30]	NA	0.453
[27]	Counter-interpolator	Virtex-4	25	50	10	Automatic	[31–61]	0.047	NA
[28]	Counter-interpolator	A3PE1500	150	440	25	Automatic	[25–50]	0.6	1
[29]	VDL	A3PE1500	42	16.4	200	Automatic	[−5–55]	NA	NA
[23]	Counter-interpolator	A3PE1500	127	427	25	Automatic	[−21–71]	0.56	0.050
[30]	TDL	Kintex-7	85.7	NA	30	Automatic	[35–75]	0.5	NA
[31]	TDL WU ⁴	Cyclone II	21.8	30.9	NA	Automatic	[10–70]	NA	NA
[32]	TDL	Artix-7	56	156	NA	NA	NA	NA	43
[20]	TDL	Virtex-6	10	12.8	20	Real-Time	[10–50]	NA	NA
[24]	TDL	Virtex-4	120	NA	7	NA	[45–85]	6	NA
[25]	TDL	Artix-7	15	28	10	NA	[25–85]	NA	NA
[33]	Merged DL	Kintex-7	4.3	NA	50	NA	[40–70]	0.64	NA
[34]	TDL	APA1000	550	180	6400	NA	NA	NA	NA
[35]	NUMP ⁵	Cyclone 10	8.8	NA	NA	Automatic	[5–80]	0.054	0.039
[36]	NUMMP ⁶	Kintex-7	1.87	2.79	8	Re-TSM ⁷	[20–60]	NA	0.740
[37]	MCS ⁸	Kintex-7	1.3	4.6	8	Self-adaptation	[25–70]	0.0002	0.563
This work	TDL	Artix-7	24.7	35	10	Automatic	[−75–80]	0.0338	0.968
	TDL	APA1000	554.59	784.31	1	Automatic	[−75–80]	0	<0.002

¹ DL: Delay Line. ² NA: Not Available. ³ LSPM: Large-Scale Multiphase Matrix. ⁴ TDL WU: Tapped Delay Line Wave Union. ⁵ NUMP: Nonuniform Monotonic Phase. ⁶ NUMMP: Nonuniform Monotonic Multi Phase. ⁷ Re-TSM: Remarking the Time Scales Method. ⁸ MCS: Multichain Cross Segmentation.

This article is organized as follows. Section 2 describes the methodology employed, data collection methods, analysis techniques, the specifications of the FPGA devices, the performance impacts due to ambient thermal variations, and the TDC architecture used for the proposed TDCs based on the TDL approach. The implementation details and utilization statistics for the FPGA-based TDCs are presented in Section 3. The algorithms employed for time measurements are detailed in Section 4. The results and discussions, including the statistical, thermal variation, and power consumption analyses, are presented in Section 5. The conclusions are given in Section 6.

2. Methodology

FPGA-based TDCs are used in various civilian, industrial, and space applications that are required to operate under a wide range of operational temperatures [31,35,37,38]. The proposed TDCs have multi-channel capability, up to 64 and 16 channels using Xilinx Artix-7 and Microsemi ProASIC3L devices, respectively. The internal resources used to design the TDC architectures are sensitive to (PVT) variations, which impact the TDC performance by changing the intrinsic delay time of the FPGA's internal logic resources.

- Process variations: Continued development of FPGAs has enabled faster transistor switching rates and less power consumption, yet for high-volume production, there are variations during semiconductor manufacturing that lead to changes in the FPGA's performance [20,39].
- Voltage variations: The core voltage for most modern FPGAs is within the range of 1.2–1.5 volts [39–43]. Although the voltage threshold can be regulated using the built-in voltage regulators on the FPGA devices, in some conditions, a small variation of a few millivolts can impact the TDC accuracy.
- Temperature variations: The ambient temperature and device operational temperature vary over time, which affects the FPGA logic fabric performance [39,44,45]; therefore, it is crucial to study the impact of temperature variation on the performance of FPGA-based TDCs.

In this study, we focused on analyzing the impact of thermal variations on the performance of FPGA-based multi-channel TDL TDCs under temperature variations ranging from -75 to 80 °C. Multichannel TDCs are designed and implemented on two different FPGA platforms, Xilinx and ProASIC3L, as shown in Figure 1. We tested the TDCs under different temperature values with both rising and falling ambient temperatures. During our testing, we measured the performance metrics, including time resolution RMS values versus temperature, under short-term (one hour with 10 °C increments) and long-term (12 h at a fixed temperature of -10 °C) conditions. For both conditions, we analyzed the impact of temperature variations on the TDC performance to study the design stability. Finally, we examined and compared the collected data by observing the time RMS resolution measurements of the TDC system obtained under the two test conditions.




Figure 1. Photographs of the FPGA boards utilized.

2.1. Specifications of Selected FPGAs

Xilinx Artix-7 and Microsemi ProASIC3L FPGAs have been used to implement a wide range of complex digital systems. Some of their technical details are covered in Table 3. While TDL logic structures are available in both Xilinx Artix-7 and ProASIC3L FPGAs, their available logic resources are different. The primitive CARRY4 logic block available in Artix-7 has four internal multiplexers and is used to build the TDL. The AND2 gate in the ProASIC3L FPGA is used as the delay element to build the TDL. In addition, the propagation time differs from one FPGA device to another. The propagation time of a single

multiplexer in the CARRY4 logic cell is about 25 ps, while it is expected to be in the range of 480 ps to 1050 ps using the available resources in ProASIC3L [39,40]. There are many logic gates available in the ProASIC3L FPGA that have almost the same propagation delay time, such as AND2, NAND2, OR2, and NOR2. In the proposed design implemented on ProASIC3L, the AND2 gate is selected as the logic gate to build the carry chains of the TDL, as it is one of the fastest gates in the device, with an expected propagation time of 570 ps for every single delay element. More specifications of the FPGA devices are illustrated in Table 3.

Table 3. Specifications of the FPGAs used in our work.

Specifications	ProASIC3L	Xilinx Artix-7
FPGA Part Number	M1A3P1000L-FGG484	XC7A100TCSG324-1
Oscillator for system CLK	Yes	Yes
Powered using USB cable	Yes	Yes
Logic cells	1,000,000	101,440
Memory devices	4 MB of SRAM 16 MB of flash memory	4860 kbits
Supported by	Libero SoC ¹ v11.9 SP6	Xilinx's Vivado v2021.1
Radiation-tolerant technology	Yes	No
Power	Ultra-Low	Low
On-chip XADC ²	NA	Yes

¹ SoC: system on chip. ² XADC: analog-to-digital converter.

2.2. The Proposed TDL TDC

TDL TDCs often rely on simple architectures and require low FPGA resource utilization [11]. The TDL encodes the time difference between the digital instants into several bits in thermometer time code using the propagation delay time through a series of internal logic blocks in the FPGA [13,15]. This thermometer time code is then converted into a number using a binary encoder. The encoder output reflects how many delay elements have passed by the START signal at the positive edge of the STOP signal.

2.3. Tapped Delay Line (TDL) on Xilinx and ProASIC3L FPGA Boards

The purpose of utilizing the TDL is to convert the time intervals between the start and the stop pulses into a binary representation called a time thermometer time code $[Q_0, Q_1, \dots, Q_N]$ using the propagation time of the internal logic resources. The architecture of the proposed design in a single-channel TDL TDC for both FPGA boards is shown in Figure 2.




Figure 2. Architecture of the proposed tapped delay line in a single channel TDL TDC.

2.4. Xilinx FPGA-Based TDL TDC

Xilinx FPGAs provide the CARRY4 primitive, a fast-carry logic with look-ahead that can be utilized as a delay element to build the TDL unit [40]. The architecture of the TDL unit on the Xilinx FPGA device is constructed by cascading a series of 64 CARRY4 followed by a flip-flop array. Since each CARRY4 has four internal multiplexers, the total number of TDL output bits is 256. The START signal is connected to the carry initiate input (CINIT) pin of the first CARRY4 structure to initiate the time measurement. The CARRY4 blocks have four independent delayed bits, carry output pins CO[0] to CO[3]. The last output bit, CO[3], is cascaded to the next CARRY4 block through its carry input (CI) pin. This process continues for the rest of the 64 CARRY4 to build a 256-bit delay line for a single-channel TDC. Every delay line consists of one multiplexer followed by two flip-flops. The STOP signal serves as a sampling signal by being commonly connected to the clock (CLK) input of the flip-flop arrays. At the rising edge of the STOP signal, the thermometer time code is generated by reflecting the logical state of the flip-flop's arrays at the output of the TDL unit. Therefore, the total number of ones represents the time intervals in the thermometer time code. Subsequently, the encoder counts the total number of taps by identifying the last transition bit in the thermometer code. This enables estimation of the delay time between the two events using the known periodic time of the STOP signal, also defined as the sampling frequency. The block diagram of a single-channel TDC using TDL architecture on the Xilinx Artix-7 is shown in Figure 3.




Figure 3. Block diagram of a single-channel TDC using TDL architecture on the Xilinx Artix-7.

2.5. ProASIC3L FPGA-Based TDL TDC

The ProASIC3L offers the AND2 logic block to build the TDL. The START signal is connected to the first input pin of the AND2 gate, while the second input is commonly connected to the VCC of the chip. This configuration occupies the AND2 gate as a single delay element. The output pin of the first AND2 gate is connected to the input of the next AND2 gate and then to the input of the flip-flop arrays to build a 256-delay line. Simultaneously, the STOP signal is used as a sampling signal by connecting it to the clock (CLK) input of the flip-flop arrays. Every AND2 output pin has an independent delayed bit from Q_0 – Q_N , $N = 255$, to generate thermometer time codes of 256 bits to track the START signal propagation in the TDL carry chain. Then, the thermometer time code values

are used to reflect the time intervals between the START and STOP signals. Subsequently, the encoder counts the total number of taps by identifying the last transition bit in the thermometer code. This enables estimation of the delay time between the two events using the known periodic time of the STOP signal, also defined as the sampling frequency. Figure 4 illustrates the block diagram of a single-channel TDC using TDL architecture on the ProASIC3L.




Figure 4. Block diagram of a single-channel TDC using TDL architecture on the ProASIC3L.

2.6. Encoder

An 8-bit binary folded thermometer-to-binary encoder is used in both FPGA devices due to its high precision and low resource consumption. Typically, the measurement accuracy of the TDC mostly relies on the precise identification of the START transition in the 256-bit output of the TDL. This transition indicates the exact number of delay taps and is important for obtaining accurate time measurements. The START signal propagates in a sequential pattern; therefore, bubble suppression capability is required in the employed encoder. Bubble errors occur as a result of spurious transitions in the thermometer time codes, which can adversely affect the time measurement accuracy. In addition, some of the uneven propagation delays, the skew in the sampling clock, and the meta-stability of the flip-flop arrays could generate a single or various inverted bits (0 value) between 1 s, e.g., [11110111010000 ...]. Therefore, it is essential to resolve such errors to improve the precision of the TDC. The encoding process begins by dividing the thermometer time code in half to detect the 1–0 transition bit as follows. The thermometer time code is divided into Q_0 – Q_{127} and Q_{128} – Q_{255} . If the transition bit at the center equals zero, the upper half of the thermometer time code will be discarded, and the lower half is then processed. The same process is repeatedly applied to the rest of the code until the transition bit is determined. The encoder output is an 8-bit binary number for each time measurement event stored in the on-chip BRAM using the JTAG interface block design.

3. Time Measurement Algorithms

Both the FPGAs have built-in crystal oscillators that are used to generate a specific frequency to drive the required signals for the TDCs, such as the reference clock and the STOP and START signals. The signals with different frequencies are generated by a mixed-

mode clock manager (MMCM) available in the IDE software tools, described in Section 4. During the measurement process, the signals are sent to the TDC to generate random time shifts or time intervals (TIs). The number N in Equation (1) represents the TDC output data, or the total number of the delay elements passed by the START signal as described previously:

$$N = \frac{\Delta T}{T_{LSB}} \quad (1)$$

where ΔT is the time interval between the START and STOP signals. Assuming the time delay of all the TDL bins is distributed evenly within one clock period, the time interval between START and STOP signals can be define as ΔT using Equation (2):

$$\Delta T = N * T_{LSB} + \varepsilon \quad (2)$$

The delay time of a single delay element in the delay-line T_{LSB} is the time of least-significant-bit. The value of the LSB in the TDC is determined by the averaged bin size using Equation (3):

$$T_{LSB} = \frac{\Delta T}{N} + \varepsilon \quad (3)$$

where ε is the quantization error that arises from reflecting the incorrect status of the flip-flops, in which it causes a bubble error in the TDC outputs. Using the Tool Command Language script, two signals with different frequencies are used to run the design on the FPGA board for analyzing and characterizing the TDC performance, depending on the time measurements. The first signal, STOP, is set as a reference clock to drive the system and sample the TDC results. In contrast, the next signal is set to be the START signal to initiate the measurement process. This frequency difference will create random time shifts between the two events, START and STOP signals. Accumulating the TDC outputs helps build the histogram and store the data in the internal BRAM of the FPGA. In this process, the total number of the registered events is 50,000, which is transferred to a computer through the JTAG interface in text format at the end of the test process. The final step is to determine the statistical charts' results and the TDC performance's precision using a custom Python script.

Averaging Process

Due to the uneven bin width of the delay times caused by PVT variations, an averaging process is used to find the time for the least square bit of the proposed TDC design. The output data contain the number of bits, N , that are collected from sending the random time shifts between START and STOP signals to the TDC. All of the activated bin numbers are stored in the BRAM and then transferred to the computer to be processed using the Python script. Since some bins have more counts than others, the average time is calculated using an averaging process by extracting the bin numbers from the raw output data using Equation (5). The calibration of the estimated least square bit is based on the known periodic time of the STOP signal.

The flow charts in Figure 5 illustrate the sequencing process applied to the TDC data to determine the average precision for the single delay element. Within one clock period of the sampling frequency T_C , the delay time for the single delay element is estimated using Equation (4):

$$T_{LSB} = \frac{T_C}{N} + \varepsilon. \quad (4)$$




Figure 5. Flowchart of (a) Averaging process (b) Finding the active bins.

The average bin width T_{avg} is determined according to the activated bins $avg(n)$ throughout the measurement results. Then, the collected bin numbers are sorted from the smallest bin number to find the bins that successfully registered the time intervals. By applying Equation (5), the average bin width for the 256-bit tapped delay line (TDL) can be calculated:

$$T_{avg} = \frac{\sum_{i=n}^N avg(n)}{N} * T_{LSB}. \quad (5)$$

4. Implementation

The implementations of the TDC on both devices are obtained using two different integrated development environments (IDEs). Xilinx Vivado v2021.1 software is used to program the Artix-7 FPGA, and Libero SoC v11.9 SP6 is used to program the ProASIC3L, both through the JTAG interface.

4.1. Implementation on Xilinx FPGA

The pre-built peripheral blocks used to design the TDC include the clock wizard, IP inter-connector, and BRAM controller, as shown in Figure 6. The Xilinx floor planning tool is used to assign the required logic resources to implement the TDC system. There are eight clock regions available within the Artix-7 device, in which we placed the TDC system, as presented in Figure 6. All 64 channels of the TDC are created inside most of the available clock regions. The green lines indicate the routing between the internal resources to build the design. The proposed design includes the TDL, the encoder, and the rest of the logic resources required for the JTAG interface blocks. Table 4 shows on-chip resource utilization statistics to implement the proposed 64-channel TDC. It also visualizes the utilization in

percentages for the lookup table (LUT), lookup table of RAM (LUTRAM), flip-flops, block RAM configurable memory module (BRAM), and mixed-mode clock manager (MMCM) resources.




Figure 6. 64-channel TDL TDC implementation.

Table 4. FPGA resource utilization on the Artix-7 FPGA.

Resource	Utilization	Available	Utilization %
LUT ¹	11,909	63,400	18.78
LUTRAM ²	410	19,000	2.16
FF ³	54,114	126,800	42.68
BRAM ⁴	18.5	13.70	13.7
MMCM ⁵	1	6	16.67

¹ Lookup Table. ² Lookup Table of RAM. ³ Flip-Flops. ⁴ Block RAM. ⁵ Mixed-Mode Clock Manager.

4.2. Implementation of TDC on ProASIC3L

Various pre-built peripheral blocks used to design the TDC include the clock wizard, IP interconnector, and BRAM controller, as shown in Figure 7. Table 5 shows on-chip resource utilization statistics required to implement the proposed 16-channel TDC. The multiview navigator tool is used to view the implemented logic resources of the TDC. There are 32 clock regions available in the FPGA chip, in which we placed the TDC system, as presented in Figure 7.




Figure 7. 16-channel TDL TDC implementation on the ProASIC3L device.

Table 5. FPGA resource utilization on ProASIC3L.

Resources	Utilization	Available	Utilization %
CORE	22,588	24,576	91.91
IO (w/clocks)	1	300	0.33
Global (Chip + Quadrant)	6	18	33.33
PLL ¹	1	1	100
RAM	16	32	50

¹ Phase-Locked Loop.

5. Results and Discussion

The performance of our TDL TDC designs is evaluated for both devices in terms of statistical, thermal variations, and power analysis. Statistical analysis covers the measurement accuracy, interpolation linearity, the activated bins, as well as the bin number count versus bin width in the picosecond range. The measurement results of the multi-channel TDCs are presented by evaluating their performance and precision in two scenarios, including averaged precision and root mean square (RMS) resolution. The thermal analysis includes the short- and long-term thermal variation discussions and findings. Finally, the power consumption analysis is covered for the proposed multi-channel time-to-digital converters.

5.1. Statistical Analysis of the Proposed TDL TDC on Both FPGAs

The performance of the TDCs is shown in Figure 8a,b. The charts illustrate the number of activated bins in the delay lines during the measurement process within the delay elements in the Artix-7 and ProASIC3L devices. The activated bins indicate the bins that successfully detected the time intervals.




Figure 8. Number of hits versus bin number.

Figure 9a,b depicts the multi-channel TDC time interpolation linearity for both FPGA devices. The red line in the charts shows some bins along the tapped delay lines (TDLs) that did not detect the time intervals; these bins are represented by the small triangles underneath the ideal case line in blue (linear regression). The ProASIC3L provided better linearity compared to the Artix-7.






Figure 9. Time interpolation linearity.

The horizontal line in Figure 10 indicates the average precision, and a few bins, as shown, reflect the ultra-wide bin widths in the multi-channel TDC performance. Table 6 shows the achieved average precision and the RMS resolution of the proposed TDCs.



(a) Artix-7




(b) ProASIC3L


Figure 10. Delay time versus bin number.**Table 6.** The achieved results of the proposed TDCs using Artix-7 and ProASIC3L devices.

TDL TDC	Artix-7	ProASIC3L
Average Precision (ps)	35	784.31
RMS Resolution (ps)	24.75	554.59

The histogram bars in Figure 11 show the counts of the bins over the bin width in picoseconds.



(a) Artix-7



(b) ProASIC3L

Figure 11. Bin width distribution

5.2. Thermal Variation Analysis

The temperature sensitivity of the FPGA-based TDC performance is studied by changing the ambient temperature on the FPGA board using a thermal chamber (Thermotron model SE-300). This equipment is a laboratory thermal chamber capable of maintaining a wide range of selected temperatures to conduct thermal variation tests as required. First, we placed the FPGA boards at a fixed temperature for one hour at each temperature in the selected range from -75 to 80 °C to ensure a stable ambient temperature. Then, we ran the

TDC and observed the results in order to study the time measurement drift at each given temperature. Then, for the long-term test, we fixed the ambient temperature and ran the TDC for a duration of 12 h.

For the Xilinx Artix-7 FPGA-based TDC board, the results demonstrate the effect of temperature fluctuations within the range -75 to 80 °C for the short-term test, as shown in Figure 12a, while the results of the long-term test are shown in Figure 12b. The determined temperature sensitivity factor for the short-term variation test is 0.0338 ps/°C, as illustrated in Figure 12a. For the long-term test, the temperature sensitivity factor is -0.0238 ps/°C, as shown in Figure 12b.




Figure 12. The influence of short/long-term temperature variations on TDC performance.

For the FPGA-based TDC implemented on ProASIC3L, the results demonstrate the effect of temperature fluctuations within the range -75 to 80 °C for the short-term test, as shown in Figure 13a, while the results of the long-term test are demonstrated in Figure 13b. The TDC's performance on the ProASIC3L FPGA device demonstrates a consistent and stable output even when subjected to both short- and long-term thermal variations.




Figure 13. The influence of short/long-term temperature variations on TDC performance.

5.3. Power Consumption Analysis

The power analysis for our multi-channel TDCs is shown in Figure 14a,b. The power supply voltage is 1.25 V on the Artix-7 core of the Xilinx, compared to 1.5 V on the

ProASIC3L core of the Microsemi. Stable power consumption was observed for both FPGAs. Total on-chip power consumption of 0.968 W was achieved by the proposed design in Artix-7, while 1.997 mW was achieved by ProASIC3L. .




Figure 14. Power consumption of (a) Xilinx Artix-7 and (b) ProASIC3L.

The presented results from the statistical, thermal variations, and power consumption analyses suggest that the multi-channel time-to-digital converters (TDCs) proposed for use on the Artix-7 and ProASIC3L platforms possess the ability to sustain consistent performance throughout a wide range of temperature variations. While the ProASIC3L device exhibits insensitivity to temperature fluctuations, the Artix-7 device demonstrates a significantly low temperature sensitive factor of 0.0338 ps/°C. This allows us to achieve a root mean square (RMS) resolution of 554.59 ps using the ProASIC3L and, for the Artix-7, a root mean square (RMS) resolution ranging from 24.75 to 32.33 ps within the specified temperature range. The TDC performance achieved using the two FPGAs can be justified by other methods in Table 2.

6. Conclusions

We studied the effect of thermal variations on multi-channel TDL TDC architectures, while simultaneously meeting the requirements of high-precision time measurement, low-cost implementation, small size, and low power consumption. This study demonstrates that the new generations of FPGA platforms can maintain stable and high performance even in the presence of large temperature variations. For our implementation, two FPGA devices were employed, Artix-7 and ProASIC3L. The radiation-tolerant ProASIC3L device built for space applications offers better stability in terms of thermal sensitivity and power consumption compared to the Artix-7. We employed a laboratory thermal chamber to ensure precise ambient temperature control within the desired range of -75 to 80 °C to study the effect of temperature variation on the TDCs. By utilizing the Artix-7 and ProASIC3L devices, we achieved RMS resolution of 24.7 and 554.59 picoseconds, respectively. We achieved low power consumption of 0.968 W and 1.997 mW for Artix-7 and ProASIC3L, respectively. We determined the temperature sensitivity factors for both FPGA-based TDC systems suitable for use in various safety-critical, medical imaging, mission-critical, space, telecommunications, consumer, and industrial applications.

Author Contributions: Conceptualization, A.H.A. and V.P.C.; methodology, A.H.A. and S.M.A.; software, A.H.A.; validation, A.H.A., S.M.A., and V.P.C.; formal analysis, A.H.A., S.M.A., and A.K.A.; investigation, A.H.A.; resources, V.P.C.; data curation, A.H.A.; writing—original draft preparation, A.H.A.; writing—review and editing, A.H.A., S.M.A., and V.P.C.; visualization, A.H.A.; supervision, V.P.C.; project administration, V.P.C.; funding acquisition, V.P.C. All authors have read and agreed to the published version of the manuscript.

Funding: We would like to acknowledge the financial support received from the Technical and Vocational Training Corporation (TVTC) in Riyadh, Saudi Arabia, and the School of Engineering at the University of Dayton.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: The data presented in this study are available upon request from the author A.H.A.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Malin, M.C.; Bell, J.F.; Cantor, B.A.; Caplinger, M.A.; Calvin, W.M.; Clancy, R.T.; Edgett, K.S.; Edwards, L.; Haberle, R.M.; James, P.B.; et al. Context Camera Investigation on board the Mars Reconnaissance Orbiter. *J. Geophys. Res. Planets* **2007**, *112*, 1–25. [[CrossRef](#)]
2. Wood, P.B.; Furman, J.D. The impact of complexity growth on instrument reliability: A case study of Cassini IMS and MMS HPCA. In Proceedings of the 2018 IEEE Aerospace Conference, Big Sky, MT, USA, 3–10 March 2018; pp. 1–11.
3. Calvo, R.M.; Poliak, J.; Sufof, J.; Wolf, R. Evaluation of optical ranging and frequency transfer for the Kepler system: PPreliminary laboratory tests. In Proceedings of the 2020 European Navigation Conference, ENC 2020, Dresden, Germany, 23–24 November 2020; pp. 1–9. [[CrossRef](#)]
4. Li, D.; Liu, M.; Ma, R.; Zhu, Z. An 8-ch LIDAR Receiver Based on TDC with Multi-Interval Detection and Real-Time in Situ Calibration. *IEEE Trans. Instrum. Meas.* **2020**, *69*, 5081–5090. [[CrossRef](#)]
5. Fan, H.; Feng, C.; Sun, W.; Yin, C.; Liu, S.; An, Q. A high-density time-to-digital converter prototype module for BES III end-cap TOF upgrade. *IEEE Trans. Nucl. Sci.* **2013**, *60*, 3563–3569. [[CrossRef](#)]
6. Hejazi, A.; Oh, S.; Rehman, M.R.U.; Rad, R.E.; Kim, S.; Lee, J.; Pu, Y.; Hwang, K.C.; Yang, Y.; Lee, K.Y. A Low-Power Multichannel Time-to-Digital Converter Using All-Digital Nested Delay-Locked Loops with 50-ps Resolution and High Throughput for LiDAR Sensors. *IEEE Trans. Instrum. Meas.* **2020**, *69*, 9262–9271. [[CrossRef](#)]
7. Neiser, A.; Adamczewski-Musch, J.; Hoek, M.; Koenig, W.; Korcyl, G.; Linev, S.; Maier, L.; Michel, J.; Palka, M.; Penschuck, M.; et al. TRB3: A 264 channel high precision TDC platform and its applications. *J. Instrum.* **2013**, *8*, C12043. [[CrossRef](#)]
8. Alshahry, S.M.; Alshehry, A.H.; Alhazmi, A.K.; Chodavarapu, V.P. A Size, Weight, Power, and Cost-Efficient 32-Channel Time to Digital Converter Using a Novel Wave Union Method. *Sensors* **2023**, *23*, 6621. [[CrossRef](#)]
9. Zhao, L.; Hu, X.; Liu, S.; Wang, J.; Shen, Q.; Fan, H.; An, Q. The design of a 16-channel 15 ps TDC implemented in a 65 nm FPGA. *IEEE Trans. Nucl. Sci.* **2013**, *60*, 3532–3536. [[CrossRef](#)]
10. Cheng, Z.; Zheng, X.; Deen, M.J.; Peng, H. Recent developments and design challenges of high-performance ring oscillator CMOS time-to-digital converters. *IEEE Trans. Electron. Dev.* **2015**, *63*, 235–251. [[CrossRef](#)]
11. Garzetti, F.; Corna, N.; Lusardi, N.; Geraci, A. Time-to-Digital Converter IP-Core for FPGA at State of the Art. *IEEE Access* **2021**, *9*, 85515–85528. [[CrossRef](#)]
12. Bayer, E.; Traxler, M. A high-resolution (<10 ps RMS) 32-channel time-to-digital converter (TDC) implemented in a field programmable gate array (FPGA). In Proceedings of the 2010 17th IEEE-NPSS Real Time Conference, Lisbon, Portugal, 24–28 May 2010; pp. 1–5.
13. Machado, R.; Cabral, J.; Alves, F.S. Recent developments and challenges in FPGA-based time-to-digital converters. *IEEE Trans. Instrum. Meas.* **2019**, *68*, 4205–4221. [[CrossRef](#)]
14. Tancock, S.; Arabul, E.; Dahnoun, N. A review of new time-to-digital conversion techniques. *IEEE Trans. Instrum. Meas.* **2019**, *68*, 3406–3417. [[CrossRef](#)]
15. Mattada, M.P.; Guhilot, H. Time-to-digital converters—A comprehensive review. *Int. J. Circuit Theory Appl.* **2021**, *49*, 778–800. [[CrossRef](#)]
16. Qin, X.; Wang, L.; Liu, D.; Zhao, Y.; Rong, X.; Du, J. A 1.15-ps Bin Size and 3.5-ps Single-Shot Precision Time-to-Digital Converter With On-Board Offset Correction in an FPGA. *IEEE Trans. Nucl. Sci.* **2017**, *64*, 2951–2957. [[CrossRef](#)]
17. Matrix, M. A 7.4 ps FPGA-Based TDC with a 1024-Unit Measurement Matrix. *Sensors* **2017**, *17*, 865. [[CrossRef](#)]
18. Szyduczyński, J.; Kościelnik, D.; Miśkiewicz, M. A successive approximation time-to-digital converter with single set of delay lines for time interval measurements. *Sensors* **2019**, *19*, 1109. [[CrossRef](#)]
19. Henzler, S. *Time-to-Digital Converters*; Springer: Dordrecht, The Netherlands, 2010; Volume 29. [[CrossRef](#)]
20. Won, J.Y.; Kwon, S.I.; Yoon, H.S.; Ko, G.B.; Son, J.W.; Lee, J.S. Dual-phase tapped-delay-line time-to-digital converter with on-the-fly calibration implemented in 40 nm FPGA. *IEEE Trans. Biomed. Circuits Syst.* **2015**, *10*, 231–242. [[CrossRef](#)] [[PubMed](#)]
21. Favi, C.; Charbon, E. *A 17 ps Time-to-Digital Converter Implemented in 65 nm Technology*; ACM Press: New York, NY, USA, 2009; pp. 113–120. [[CrossRef](#)]
22. Song, J.; An, Q.; Liu, S. A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays. *IEEE Trans. Nucl. Sci.* **2006**, *53*, 236–241. [[CrossRef](#)]

23. Qin, X.; Feng, C.; Zhang, D.; Miao, B.; Zhao, L.; Hao, X.; Liu, S.; An, Q. Development of a High Resolution TDC for Implementation in Flash-Based and Anti-Fuse FPGAs for Aerospace Application. *IEEE Trans. Nucl. Sci.* **2013**, *60*, 3550–3556. [[CrossRef](#)]
24. Nogrette, F.; Heurteau, D.; Chang, R.; Bouton, Q.; Westbrook, C.; Sellem, R.; Clément, D. Characterization of a detector chain using a FPGA-based time-to-digital converter to reconstruct the three-dimensional coordinates of single particles at high flux. *Rev. Sci. Instrum.* **2015**, *86*, 113105. [[CrossRef](#)]
25. Zheng, J.; Cao, P.; Jiang, D.; An, Q. Low-cost FPGA TDC with high resolution and density. *IEEE Trans. Nucl. Sci.* **2017**, *64*, 1401–1408. [[CrossRef](#)]
26. Szplet, R.; Kalisz, J.; Szymanowski, R. Interpolating time counter with 100 ps resolution on a single FPGA device. *IEEE Trans. Instrum. Meas.* **2000**, *49*, 879–883. [[CrossRef](#)]
27. Wang, J.; Liu, S.; Shen, Q.; Li, H.; An, Q. A fully fledged TDC implemented in field-programmable gate arrays. *IEEE Trans. Nucl. Sci.* **2010**, *57*, 446–450. [[CrossRef](#)]
28. Qin, X.; Feng, C.; Zhao, L.; Zhang, D.; Liu, S.; Hao, X.; An, Q. Development of high resolution TDC implemented in radiation tolerant FPGAs for aerospace application. In Proceedings of the 2012 18th IEEE-NPSS Real Time Conference, Berkeley, CA, USA, 9–15 June 2012; pp. 1–5. [[CrossRef](#)]
29. Qin, X.; Feng, C.; Zhang, D.; Zhao, L.; Liu, S.; An, Q. A low dead time vernier delay line TDC implemented in an actel flash-based FPGA. *Nucl. Sci. Tech.* **2013**, *24*.
30. Torres, J.; Aguilar, A.; Garcia-Olcina, R.; Martu, P.; Martos, J.; Soret, J.; Benloch, J.; Conde, P.; Gonzalez, A.; Sanchez, F.; et al. Time-to-digital converter based on FPGA with multiple channel capability. *IEEE Trans. Nucl. Sci.* **2013**, *61*, 107–114. [[CrossRef](#)]
31. Pan, W.; Gong, G.; Li, J. A 20-ps time-to-digital converter (TDC) implemented in field-programmable gate array (FPGA) with automatic temperature correction. *IEEE Trans. Nucl. Sci.* **2014**, *61*, 1468–1473. [[CrossRef](#)]
32. Xiang, T.; Zhao, L.; Jin, X.; Wang, T.; Chu, S.; Ma, C.; Liu, S.; An, Q. A 56-ps multi-phase clock time-to-digital convertor based on Artix-7 FPGA. In Proceedings of the 2014 19th IEEE-NPSS Real Time Conference, Nara, Japan, 26–30 May 2014; pp. 1–4.
33. Wang, Y.; Cao, Q.; Liu, C. A multi-chain merged tapped delay line for high precision time-to-digital converters in FPGAs. *IEEE Trans. Circuits Syst. II Express Briefs* **2017**, *65*, 96–100. [[CrossRef](#)]
34. Yang, D.; Cao, Z.; Hao, X.J.; Li, Y.R.; Liu, S.B.; Feng, C.Q.; An, Q. Readout electronics of a prototype time-of-flight ion composition analyzer for space plasma. *Nucl. Sci. Tech.* **2018**, *29*, 60. [[CrossRef](#)]
35. Song, Z.; Zhao, Z.; Yu, H.; Yang, J.; Zhang, X.; Sui, T.; Xu, J.; Xie, S.; Huang, Q.; Peng, Q. An 8.8 ps RMS resolution time-to-digital converter implemented in a 60 nm FPGA with real-time temperature correction. *Sensors* **2020**, *20*, 2172. [[CrossRef](#)]
36. Deng, J.; Yin, P.; Lei, X.; Shu, Z.; Tang, M.; Tang, F. A tunable parameter, high linearity time-to-digital converter implemented in 28-nm FPGA. *IEEE Trans. Instrum. Meas.* **2021**, *70*, 1–12. [[CrossRef](#)]
37. Mao, X.; Yang, F.; Wei, F.; Shi, J.; Cai, J.; Cai, H. A Low Temperature Coefficient Time-to-Digital Converter with 1.3 ps Resolution Implemented in a 28 nm FPGA. *Sensors* **2022**, *22*, 2306. [[CrossRef](#)]
38. Kang, M.; Burm, J. Time-domain temperature sensor using two stage vernier type time to digital converter for mobile application. In Proceedings of the ISOC 2012—2012 International SoC Design Conference, Jeju Island, Republic of Korea, 4–7 November 2012; pp. 431–434. [[CrossRef](#)]
39. Microchip Inc. ProASIC PLUS[®] Flash Family FPGAs. 2008. pp. 1–183. Available online: https://www.microsemi.com/document-portal/doc_view/131796-proasicplusgendes (accessed on 1 July 2023).
40. Xilinx. 7 Series FPGAs Configurable Logic Block. *Xilinx* **2016**, *UG474*, 1–74. Available online: https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf (accessed on 1 July 2023).
41. Xilinx 7 Series FPGA Libraries. 2012. Voume 799, pp. 1–653. Available online: https://www.xilinx.com/htmldocs/xilinx14_7/7series_scm.pdf (accessed on 1 July 2023).
42. digilent Inc. Arty-A7 Reference Manual. Available online: <https://digilent.com/reference/programmable-logic/arty-a7/reference-manual> (accessed on 1 July 2023).
43. Xilinx Inc. Vivado Design Suite User Guide. *Ug903* **2015**, *4*, 1–173. Available online: http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug903-vivado-using-constraints.pdf (accessed on 1 July 2023).
44. Xiao, Y.; Zhang, Z.; Duraij, M.S.; Zsurzsan, T.G.; Andersen, M.A. Review of High-Temperature Power Electronics Converters. *IEEE Trans. Power Electron.* **2022**, *37*, 14831–14849. [[CrossRef](#)]
45. Tancock, S.; Rarity, J.; Dahnoun, N. Temperature characterisation of the DSP delay line. In Proceedings of the 2021 7th International Conference on Event-Based Control, Communication, and Signal Processing (EBCCSP), Virtual Event, 23–25 June 2021; pp. 1–8.

Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.