

Article

New Systolic Array Algorithms and VLSI Architectures for 1-D MDST[†]

Doru Florin Chiper^{1,2,3}  and Arcadie Cracan^{1,*} 

¹ Faculty of Electronics, Telecommunications and Information Technology, “Gheorghe Asachi” Technical University of Iasi, 700506 Iasi, Romania; chiper@etti.tuiasi.ro

² Technical Sciences Academy of Romania—ASTR, 030167 Bucharest, Romania

³ Academy of Romanian Scientists—AOSR, 030167 Bucharest, Romania

* Correspondence: acracan@etti.tuiasi.ro

[†] This paper is an extension of our conference paper presented at the International Symposium on Electronics and Telecommunications ISETC 2022. Chiper, D.F.; Cracan, A. A New VLSI Algorithm for a VLSI Implementation of MDST using Obfuscation Technique. In Proceedings of the 2022 International Symposium on Electronics and Telecommunications (ISETC), Timisoara, Romania, 10–11 November 2022; pp. 1–4.

Abstract: In this paper, we present two systolic array algorithms for efficient Very-Large-Scale Integration (VLSI) implementations of the 1-D Modified Discrete Sine Transform (MDST) using the systolic array architectural paradigm. The new algorithms decompose the computation of the MDST into modular and regular computational structures called pseudo-circular correlation and pseudo-cycle convolution. The two computational structures for pseudo-circular correlation and pseudo-cycle convolution both have the same form. This feature can be exploited to significantly reduce the hardware complexity since the two computational structures can be computed on the same linear systolic array. Moreover, the second algorithm can be used to further reduce the hardware complexity by replacing the general multipliers from the first one with multipliers with a constant that have a significantly reduced complexity. The resulting VLSI architectures have all the advantages of a cycle convolution and circular correlation based systolic implementations, such as high-speed using concurrency, an efficient use of the VLSI technology due to its local and regular interconnection topology, and low I/O cost. Moreover, in both architectures, a cost-effective application of an obfuscation technique can be achieved with low overheads.

Keywords: modified discrete sine transform; systolic arrays; pseudo-cycle convolution; pseudo-circular correlation; obfuscation technique; hardware security



Citation: Chiper, D.F.; Cracan, A. New Systolic Array Algorithms and VLSI Architectures for 1-D MDST. *Sensors* **2023**, *23*, 6220. <https://doi.org/10.3390/s23136220>

Academic Editors: Florin Alexa, Marius Ottesteanu, Cătălin Căleanu and Daniel-Ioan Curic

Received: 31 May 2023

Revised: 4 July 2023

Accepted: 5 July 2023

Published: 7 July 2023



Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

The informational age poses multiple technical challenges for data distribution, processing, and representation, such as bandwidth and network congestion, scalability, latency and real-time communication, data synchronization and consistency, content delivery optimization, and data security and privacy [1]. High data volumes, especially for multimedia content such as videos or high-resolution images, can strain network infrastructure and result in slow or unreliable data transfer. Processing and rendering digital media content can consume significant energy, leading to reduced device runtime, while resource-constrained devices may struggle with the processing power required to efficiently encode or decode high-resolution or high-bitrate video, audio, or imaging formats [2,3].

Addressing these technical challenges often requires a combination of efficient algorithms, network protocols, infrastructure optimization, security measures, and continuous monitoring and adaptation to evolving technologies and user requirements. Key research areas such as image/video compression, decoding, accurate real-time data transmission

using area-efficient, high-performance processors, and others drive innovation to meet the technical requirements for such content-rich and computationally intensive applications [4].

Certain applications require real-time or near real-time information distribution, such as telemedicine, video streaming, online gaming, or financial transactions. Minimizing latency, or the delay between sending and receiving data, is fundamental to ensuring a seamless user experience, and, thus, an effective use of VLSI technologies and innovative algorithms and architectures, implemented as either Field Programmable Gate Arrays (FPGA) or Application-Specific Integrated Circuit (ASIC), has become crucial.

Some fundamental algorithms used in audio data compression are the Modified Discrete Cosine Transform (MDCT) and the Modified Discrete Sine Transform (MDST). These transforms are using the time domain aliasing cancellation (TDAC) property [5] to avoid blocking artifacts by overlapping successive input sequences. MDCT and MDST are employed in sub-band analysis/synthesis approaches [6]. These algorithms have been used in complex filter banks in the Dolby Enhanced AC3 audio coding standard. It is important to notice that to reduce the encoding time, the MDCT and MDST spectrums should be calculated simultaneously.

Since the MDCT and MDST are computationally intensive, efficient algorithms and implementations for these transforms become important, especially on resource-constrained, battery-operated devices.

The literature describes only a few hardware implementations for the MDCT and MDST [7–10], and most of the existing algorithms on MDCT and MDST are more suitable for software implementation due to their irregular and complex computations [11–14]. However, due to the development of the VLSI technology, the cost of ASIC architectures has been reduced significantly. Moreover, such dedicated architectures can be implemented using FPGA, making these hardware implementations almost as flexible as software routines.

Our systolic array is working together with a low-cost and low-power processor where the host processor is working on input and output data management, while the hardware accelerator (the systolic array) implements the computationally intensive tasks.

In our approach, to obtain an efficient VLSI accelerator, it was necessary to restructure the basic form of the MDST algorithm in a such way that regular and modular computational structures are obtained, thus allowing for an efficient VLSI implementation using systolic arrays.

Systolic arrays have been proved to allow efficient VLSI implementations, as shown in [15–19]. It has been demonstrated that they best satisfy the trade-off between area and execution time for some important discrete transforms, as shown in [20].

It was already shown that the flow of the data into the algorithm is very important from a VLSI implementation point of view in a such way that communication complexity is even more important than the computational one in certain cases. Thus, regular and modular computational structures can lead to efficient VLSI implementations using distributed arithmetic [21] or systolic arrays [22]. These architectures have several merits over others, especially due to their regular and local data flow with an efficient input/output and data transfer operations, as in case of systolic arrays architectures. Thus, we have obtained efficient VLSI implementations of certain digital signal processing (DSP) algorithms that are using cyclic convolutions or circular correlations [23–27] that have been extended to some other regular and modular computational structures, such as, for example, skew-circular and pseudo-circular correlations or band-correlations [28–30].

In this paper, we have proposed two new systolic arrays for 1D MDST based on such regular and modular computational structures. One is based on pseudo-circular correlations and the other on pseudo-cycle convolutions, as both have the same form and length that allows an efficient VLSI implementation for our hardware accelerator for the computation of MDST. Moreover, since they have the same form and length, they can be computed using a single linear systolic array appropriately operated. Thus, for the first solution, the MDST can be computed in an interleaving manner, and for the second

one, they are computed one after the other, leading to a reduced hardware complexity while maintaining high-speed performances specific to systolic array implementations. The obtained VLSI architecture has all the advantages of the cyclic convolution and circular correlation-based structures VLSI implementations, such as a high-speed due to using pipelining and parallelism, efficiency due to local inter-connections, and a low I/O cost. Moreover, we will show that using the proposed VLSI algorithm and architecture, we can efficiently incorporate the hardware security techniques with low overheads.

The rest of the paper is organized as follows: Section 2 presents the original systolic array algorithm for 1D MDST with a low computational complexity using regular and modular computational structures that is well adapted for an efficient VLSI implementation, as presented at the International Symposium on Electronics and Telecommunications ISETC 2022 [31], and a proposed improved version of the algorithm that allows an implementation with increased performance. Section 3 presents the proposed systolic array architecture that allows a more efficient implementation of the VLSI algorithm with a significant reduction of the hardware complexity, and which allows a more efficient incorporation of the obfuscation technique. Section 4 presents a discussion of the obtained results. In Section 5, we present the conclusions and some directions for future work.

2. Systolic Array Algorithms for the Computation of 1D MDST

2.1. A Systolic Array Algorithm for the Computation of 1D MDST [31]

The 1-D MDST is defined as:

$$Y(k) = \sum_{i=0}^{N-1} x(i) \cdot \sin[(2i + 1 + N/2)(2k + 1)\alpha/2] \quad (1)$$

for $k = 0, \dots, M - 1$, where $M = N/2$ and the elementary angle $\alpha = \frac{\pi}{2M}$.

As shown in [31], to reformulate the basic form of the algorithm given by the Equation (1), we have introduced some restructuring input sequences defined below.

First, we define the following auxiliary input sequences:

$$x_C(i) = x(i) \cdot \cos[(2i + 1 + N/2)\alpha/2] \quad (2)$$

$$x_S(i) = x(i) \cdot \sin[(2i + 1 + N/2)\alpha/2] \quad (3)$$

Using the introduced sequences, we define additional auxiliary input sequences $x'_C(i)$ and $x''_C(i)$:

$$x'_C(i) = (-1)^{i+1}[x_C(i) + x_C(N - 1 - i)] \quad (4)$$

$$x''_C(i) = x_C(i) - x_C(N - 1 - i) \quad (5)$$

and, finally, the auxiliary input sequences $x_a(i)$ and $x_b(i)$:

$$x_a(1) = x'_C(0) \quad (6)$$

$$x_a(i + 1) = x'_C(i) + x_a(i) \quad (7)$$

for $i = \overline{1, M - 1}$.

$$x_b(1) = x''_C(0) \quad (8)$$

$$x_b(i + 1) = x''_C(i) + x_b(i) \quad (9)$$

for $i = \overline{1, M - 1}$.

Using these auxiliary input sequences and appropriate permutations of the indices, we can reformulate the computation of the MDST into two pseudo-cyclic convolutions, as shown in Equations (10) and (11)

$$\begin{bmatrix} T_a(4) \\ -T_a(8) \\ -T_a(10) \\ T_a(6) \\ -T_a(12) \\ T_a(2) \end{bmatrix} = \begin{bmatrix} \cos 32\alpha & \cos 40\alpha & -\cos 24\alpha & -\cos 48\alpha & \cos 8\alpha & -\cos 16\alpha \\ -\cos 40\alpha & -\cos 24\alpha & \cos 48\alpha & \cos 8\alpha & -\cos 16\alpha & \cos 32\alpha \\ -\cos 24\alpha & -\cos 48\alpha & \cos 8\alpha & \cos 16\alpha & -\cos 32\alpha & \cos 40\alpha \\ \cos 48\alpha & \cos 8\alpha & -\cos 16\alpha & -\cos 32\alpha & \cos 40\alpha & -\cos 24\alpha \\ -\cos 8\alpha & -\cos 16\alpha & \cos 32\alpha & \cos 40\alpha & -\cos 24\alpha & \cos 48\alpha \\ \cos 16\alpha & \cos 32\alpha & -\cos 40\alpha & -\cos 24\alpha & \cos 48\alpha & -\cos 8\alpha \end{bmatrix} \times \begin{bmatrix} x_a(2) + x_a(11) \\ x_a(4) + x_a(9) \\ -x_a(5) - x_a(8) \\ -x_a(3) - x_a(10) \\ x_a(6) + x_a(7) \\ -x_a(1) - x_a(12) \end{bmatrix} \tag{10}$$

$$\begin{bmatrix} T_b(4) \\ -T_b(8) \\ -T_b(10) \\ T_b(6) \\ -T_b(12) \\ T_b(2) \end{bmatrix} = \begin{bmatrix} \cos 32\alpha & \cos 40\alpha & -\cos 24\alpha & -\cos 48\alpha & \cos 8\alpha & -\cos 16\alpha \\ -\cos 40\alpha & -\cos 24\alpha & \cos 48\alpha & \cos 8\alpha & -\cos 16\alpha & \cos 32\alpha \\ -\cos 24\alpha & -\cos 48\alpha & \cos 8\alpha & \cos 16\alpha & -\cos 32\alpha & \cos 40\alpha \\ \cos 48\alpha & \cos 8\alpha & -\cos 16\alpha & -\cos 32\alpha & \cos 40\alpha & -\cos 24\alpha \\ -\cos 8\alpha & -\cos 16\alpha & \cos 32\alpha & \cos 40\alpha & -\cos 24\alpha & \cos 48\alpha \\ \cos 16\alpha & \cos 32\alpha & -\cos 40\alpha & -\cos 24\alpha & \cos 48\alpha & -\cos 8\alpha \end{bmatrix} \times \begin{bmatrix} x_b(2) + x_b(11) \\ x_b(4) + x_b(9) \\ -x_b(5) - x_b(8) \\ -x_b(3) - x_b(10) \\ x_b(6) + x_b(7) \\ -x_b(1) - x_b(12) \end{bmatrix} \tag{11}$$

with $T_a(k)$ and $T_b(k)$ denoting the auxiliary output sequences that can be computed using the proposed computational structures.

The matrices in Equations (10) and (11) have a particular structure, where all the elements along the secondary diagonal of the matrix or parallel to it are the same except for the sign. This structure is called a pseudo-circular correlation. This computational structure has an important advantage from a VLSI implementation point of view, as it can be efficiently implemented using the systolic array architectural paradigm. As already known, this architecture is well appropriate for an efficient VLSI implementation.

The output sequence can be recursively computed using Equations (12) and (13) as follows:

$$Y(0) = \sum_{i=0}^{N-1} [x_S(i) + x_S(N - 1 - i)] \tag{12}$$

$$Y(k) = T(k) - Y(k - 1) \tag{13}$$

for $k = 1, \dots, M - 1$, where $T(k)$ are additional auxiliary output sequences that can be computed as follows:

$$T(2k) = (-1)^k 2 \cdot Y_a(k) \tag{14}$$

$$T(M - 2k) = (-1)^{k+1} 2 \cdot Y_b(k) \tag{15}$$

where the auxiliary output sequences Y_a and Y_b are defined below:

$$\begin{aligned} Y_a(4) &= (-1)^5 x_a(M) - T_a(4) \cdot \sin 8\alpha \\ Y_a(5) &= (-1)^9 x_a(M) - T_a(8) \cdot \sin 16\alpha \\ Y_a(3) &= (-1)^{11} x_a(M) - T_a(10) \cdot \sin 20\alpha \\ Y_a(6) &= (-1)^7 x_a(M) - T_a(6) \cdot \sin 12\alpha \\ Y_a(1) &= (-1)^{13} x_a(M) - T_a(12) \cdot \sin 24\alpha \\ Y_a(2) &= (-1)^3 x_a(M) - T_a(2) \cdot \sin 4\alpha \end{aligned} \tag{16}$$

and

$$\begin{aligned} Y_b(4) &= (-1)^5 x_b(M) - T_b(4) \cdot \sin 8\alpha \\ Y_b(5) &= (-1)^9 x_b(M) - T_b(8) \cdot \sin 16\alpha \\ Y_b(3) &= (-1)^{11} x_b(M) - T_b(10) \cdot \sin 20\alpha \\ Y_b(6) &= (-1)^7 x_b(M) - T_b(6) \cdot \sin 12\alpha \\ Y_b(1) &= (-1)^{13} x_b(M) - T_b(12) \cdot \sin 24\alpha \\ Y_b(2) &= (-1)^3 x_b(M) - T_b(2) \cdot \sin 4\alpha \end{aligned} \tag{17}$$

2.2. An Improvement of the Proposed Algorithm for the Computation of 1D MDST

To reformulate the basic form of the algorithm given by Equation (1), we have used the sequences defined in (2)–(5) and introduced modified auxiliary input sequences as compared to (6)–(9) in order to obtain the desired matrix-vector products in the following equations:

$$x_a(1) = -x'_C(0) \tag{18}$$

$$x_a(i + 1) = (-1)^{i+1}x'_C(i) - x_a(i) \tag{19}$$

for $i = \overline{1, M - 1}$.

$$x_b(1) = -x''_C(0) \tag{20}$$

$$x_b(i + 1) = (-1)^{i+1}x''_C(i) - x_b(i) \tag{21}$$

for $i = \overline{1, M - 1}$.

Using these auxiliary input sequences and appropriate permutations of the indices, we can reformulate the computation of the MDST into two pseudo-cyclic convolutions as shown in Equations (22) and (23).

$$\begin{bmatrix} T_a(4) \\ -T_a(8) \\ T_a(10) \\ -T_a(6) \\ -T_a(12) \\ T_a(2) \end{bmatrix} = \begin{bmatrix} -x_a(1, 12) & x_a(2, 11) & x_a(4, 9) & -x_a(5, 8) & -x_a(3, 10) & x_a(6, 7) \\ -x_a(6, 7) & x_a(1, 12) & -x_a(2, 11) & -x_a(4, 9) & x_a(5, 8) & x_a(3, 10) \\ -x_a(3, 10) & x_a(6, 7) & -x_a(1, 12) & x_a(2, 11) & x_a(4, 9) & -x_a(5, 8) \\ x_a(5, 8) & x_a(3, 10) & -x_a(6, 7) & x_a(1, 12) & -x_a(2, 11) & -x_a(4, 9) \\ -x_a(4, 9) & x_a(5, 8) & x_a(3, 10) & -x_a(6, 7) & x_a(1, 12) & -x_a(2, 11) \\ x_a(2, 11) & x_a(4, 9) & -x_a(5, 8) & -x_a(3, 10) & x_a(6, 7) & -x_a(1, 12) \end{bmatrix} \times \begin{bmatrix} \cos 16\alpha \\ \cos 32\alpha \\ \cos 40\alpha \\ \cos 24\alpha \\ \cos 48\alpha \\ \cos 8\alpha \end{bmatrix} \tag{22}$$

with $x_a(i, j) = x_a(i) - x_a(j)$.

$$\begin{bmatrix} T_b(4) \\ -T_b(8) \\ T_b(10) \\ -T_b(6) \\ -T_b(12) \\ T_b(2) \end{bmatrix} = \begin{bmatrix} -x_b(1, 12) & x_b(2, 11) & x_b(4, 9) & -x_b(5, 8) & -x_b(3, 10) & x_b(6, 7) \\ -x_b(6, 7) & x_b(1, 12) & -x_b(2, 11) & -x_b(4, 9) & x_b(5, 8) & x_b(3, 10) \\ -x_b(3, 10) & x_b(6, 7) & -x_b(1, 12) & x_b(2, 11) & x_b(4, 9) & -x_b(5, 8) \\ x_b(5, 8) & x_b(3, 10) & -x_b(6, 7) & x_b(1, 12) & -x_b(2, 11) & -x_b(4, 9) \\ -x_b(4, 9) & x_b(5, 8) & x_b(3, 10) & -x_b(6, 7) & x_b(1, 12) & -x_b(2, 11) \\ x_b(2, 11) & x_b(4, 9) & -x_b(5, 8) & -x_b(3, 10) & x_b(6, 7) & -x_b(1, 12) \end{bmatrix} \times \begin{bmatrix} \cos 16\alpha \\ \cos 32\alpha \\ \cos 40\alpha \\ \cos 24\alpha \\ \cos 48\alpha \\ \cos 8\alpha \end{bmatrix} \tag{23}$$

with $x_b(i, j) = x_b(i) - x_b(j)$.

The matrices in Equations (22) and (23) have been constructed such that they can be efficiently implemented using the systolic array architectural paradigm. By achieving an arrangement of the matrix elements such that the lines parallel to the main diagonal (including the main diagonal) contain elements that along the same line are equal in absolute value, one can use pseudo-cycle convolution computational structure to realize the operations in Equations (22) and (23). As previously shown [31], the pseudo-cycle convolution structure is suitable for an efficient VLSI realization.

The output sequence can be recursively computed using Equations (24) and (25) as follows:

$$Y(0) = \sum_{i=0}^{N-1} [x_S(i) + x_S(N - 1 - i)] \tag{24}$$

$$Y(k) = T(k) - Y(k - 1) \tag{25}$$

for $k = 1, \dots, M - 1$, where $T(k)$ can be computed as follows:

$$T(2k) = (-1)^k 2 \cdot Y_a(k) \tag{26}$$

$$T(M - 2k) = (-1)^{k+1} 2 \cdot Y_b(k) \quad (27)$$

and Y_a and Y_b are defined below:

$$\begin{aligned} Y_a(4) &= (-1)^5 x_a(M) - T_a(4) \cdot \sin 8\alpha \\ Y_a(5) &= (-1)^9 x_a(M) - T_a(8) \cdot \sin 16\alpha \\ Y_a(3) &= (-1)^{11} x_a(M) - T_a(10) \cdot \sin 20\alpha \\ Y_a(6) &= (-1)^7 x_a(M) - T_a(6) \cdot \sin 12\alpha \\ Y_a(1) &= (-1)^{13} x_a(M) - T_a(12) \cdot \sin 24\alpha \\ Y_a(2) &= (-1)^3 x_a(M) - T_a(2) \cdot \sin 4\alpha \end{aligned} \quad (28)$$

and

$$\begin{aligned} Y_b(4) &= (-1)^5 x_b(M) - T_b(4) \cdot \sin 8\alpha \\ Y_b(5) &= (-1)^9 x_b(M) - T_b(8) \cdot \sin 16\alpha \\ Y_b(3) &= (-1)^{11} x_b(M) - T_b(10) \cdot \sin 20\alpha \\ Y_b(6) &= (-1)^7 x_b(M) - T_b(6) \cdot \sin 12\alpha \\ Y_b(1) &= (-1)^{13} x_b(M) - T_b(12) \cdot \sin 24\alpha \\ Y_b(2) &= (-1)^3 x_b(M) - T_b(2) \cdot \sin 4\alpha \end{aligned} \quad (29)$$

3. Systolic Array Architectures for 1D MDST

3.1. The VLSI Architecture for the Algorithm of Section 2.1

As shown in [31], the VLSI architecture can be obtained by mapping the Equation (10) on a linear systolic array using the design procedure proposed in [28] and the tag control mechanism [32]. The same systolic array can be obtained by mapping Equation (11). So, it is possible to use the same systolic array to compute both equations in an interleaving manner.

The proposed hardware accelerator operates alongside a low-cost and low-power host processor. The host processor is used for input and output data management, while a hardware accelerator using the systolic array can implement the computationally intensive tasks.

In Figure 1, the hardware core of the VLSI architecture that implements Equation (10) is presented. Thus, the hardware core is formed of a linear systolic array that has six elementary processors (PEs).




Figure 1. The systolic array for Equations (10) and (11) [31] © 2022 IEEE.

The post-processing stage consists of six multipliers with a constant and six adder/subtractors and implements Equations (16)–(17). The computation of the input sequences in Equations (2)–(9) and the output sequences in Equations (12)–(15) is executed on the host processor.

The function of the elementary processing elements (PEs) from the systolic array presented in Figure 1 is shown in Figure 2.




Figure 2. The function of a processing element from Figure 1 [31] © 2022 IEEE.

As explained in [31] and shown in Figure 1, the input sequence, x_e , is progressively loaded along the processing chain from right to left, starting with the processing element PE_0 , and ending with the last processing element, PE_5 . The t_s sequence, also known as the tag control sequence, defines the input values sampling and storing moments within each processing element's internal registers x'_i and x''_i , which are subsequently employed in the computations. By traversing the y path of the systolic array, the partial result that is forwarded from stage-to-stage accumulates different terms of the dot products that compose the matrix-vector products of Equations (11) and (12) for the vectors T_a and T_b , respectively. The rows of the matrix-vector products are computed in an interleaved manner, based on the state of the t_i input.

Due to the unique characteristics of the utilized computational structure, it becomes feasible to efficiently integrate the obfuscation hardware security technique using methods similar to the ones described in [30].

As argued in [31], this solution has all the advantages of using modular and regular computational structures as cycle-convolution and circular correlation in the VLSI implementation as regularity, modularity, and local interconnections, and also a high throughput specific to systolic arrays by using pipelining and parallelism. As will be seen in the next section, it is possible to further reduce the hardware complexity without affecting the other advantages of the presented solution.

3.2. The VLSI Architecture for the New Algorithm of Section 2.2

Using the same design method as in Section 3.1, we have obtained the systolic array from Figure 3 that can be used to compute both Equations (22) and (23). This particularity can be used to significantly reduce the hardware complexity as we can use the same linear systolic array to compute both equations. Because the same systolic array can be used to compute Equations (22) and (23) just by changing the input sequence $x_a(i, j)$ with $x_b(i, j)$, a significant reduction of the hardware complexity is achieved.




Figure 3. Systolic array that implements Equation (22) and also (23) but with the input sequence x_b instead of x_a .

In Figure 4, the function of the processing elements from the systolic arrays from Figure 3 is presented. All the processing elements from Figure 3 have the same functionality, which represents an important advantage from a VLSI implementation point of view. As can be seen from Figure 4, each processing element contains a multiplier and an adder/subtractor and a MUX controlled by a tag control bit denoted as *sign* that is used to select the correct sign in the operation. One operand in each multiplier is a constant, thus allowing for a significant reduction in the hardware complexity. Compared to the processing element presented in [33], where integer constants are used for the multipliers, in this case fixed-point approximate representations of cosine coefficients are used for the low-complexity multipliers of the processing elements.



Figure 4. The function of a processing element (PE) used in the systolic array [33].

In addition to the hardware core consisting of the systolic array from Figure 3, we use a pre-processing and a post-processing stage. The pre-processing stage computes the auxiliary input sequences $x'_C(i)$, $x''_C(i)$, using Equations (4) and (5) and $x_a(i)$ and $x_b(i)$ using Equations (18)–(21), respectively. As our systolic array is used as a hardware accelerator that works together with a host processor, Equations (2) and (3) are computed in the host processor.

The post-processing stage is used to compute the auxiliary output sequences $Y_a(k)$ and $Y_b(k)$ using Equations (28) and (29) and $T(k)$ using Equations (26) and (27). All the multipliers in Equations (28) and (29) have one constant operand and have been implemented with additions/subtractions only. The auxiliary output sequence $T(k)$ is sent back to the host where the output sequence $Y(k)$ is computed using Equations (24) and (25).

We have synthesized the improved VLSI architecture from Section 3.2 using Cadence Genus 21.14 with Nangate OpenCell Library and North Carolina State University’s 15 nm

FreePDK15. Table 1 summarizes the synthesis results in terms of area, power, and delay for that VLSI implementation. It can be observed that using a minimum constrained clock period the synthesis tool is able to find a solution at a clock frequency of 7.7 GHz for a delay on the critical path of 130 ps. We have a low area of 950 μm^2 that is slowly increasing while we are increasing the clock frequency and a power of 1.25 mW at 100 MHz that is increasing linearly with the frequency.

Table 1. Summary of synthesis results of the VLSI core.

Constrained Clock Period/Frequency	Critical Path Delay + Setup Time [ps]	Interconnect Area [μm^2]	Combinational Area [μm^2]	Flop Area [μm^2]	Total Area [μm^2]	Equivalent Gates Count	Static Power [μW]	Dynamic Power at Constrained Clock Frequency [mW]
50 ns/20 MHz	209	238.31	358.52	311.82	935.44	46,406.71	25.8	0.0 at 20 MHz
10 ns/100 MHz	209	238.31	358.52	311.82	935.44	46,406.71	25.8	0.1 at 100 MHz
1 ns/1 GHz	213	242.55	361.51	311.82	940.60	46,662.89	26.2	1.4 at 1 GHz
300 ps/3.33 GHz	203	246.70	364.02	312.02	947.76	47,017.95	26.5	4.8 at 3.33 GHz
250 ps/4 GHz	207	246.65	363.58	312.02	947.26	46,993.09	26.5	5.7 at 4 GHz
200 ps/5 GHz	196	262.31	370.36	311.82	974.62	48,350.56	27.0	7.3 at 5 GHz
175 ps/5.71 GHz	175	279.77	380.24	311.82	1006.29	49,921.55	28.1	8.9 at 5.71 GHz
150 ps/6.67 GHz	150	308.64	405.16	312.02	1070.99	53,131.20	30.8	11.4 at 6.67 GHz
130 ps/7.69 GHz	130	346.53	461.34	312.02	1192.14	59,141.85	36.7	15.2 at 7.69 GHz

4. Discussion

The proposed two VLSI architectures presented in this paper represent the first systolic array architectures proposed until now, although using of systolic arrays in the VLSI implementations offers certain advantages, as can be seen also from this paper.

First of all, we have obtained two new systolic array algorithms for 1-D MDST that have a low hardware complexity/power consumption and allow an efficient VLSI implementation. At the same time, besides the advantage of a low hardware complexity offered by the systolic array architectural paradigm, the systolic arrays allow a high-speed performance at a reduced hardware complexity due to its low delay on the critical path. Furthermore, the proposed systolic array-based architecture enables an efficient integration of the obfuscation technique with minimal overheads. The incurred overhead due to the incorporation of the obfuscation technique consists of 6 four-way one-bit wide multiplexers, which translates in an under 1% area overhead of the total chip area. Moreover, the impact on the speed of the DCT core operation is negligible as the multiplexers are not placed on the critical data path of the systolic arrays.

For the proposed systolic arrays algorithms, we have obtained two new VLSI architecture one for each systolic array algorithm. Both systolic arrays contain only six processing elements for each one and allow the computation of the two computational structures (pseudo-circular correlation and pseudo-cycle convolutions, respectively) on a single linear systolic array, resulting a significant reduction of the hardware complexity, but the second VLSI architecture developed in Section 3.2 allows a further significant reduction of the hardware complexity and implicitly of the power consumption by replacing the general multipliers with multipliers where one operand is a constant. Due to the fact that each multiplier with a constant can be implemented using only adders and shift operations that does not imply any hardware cost besides a significant reduction in hardware complexity, the speed performances have been increased due to the fact that the delay on the critical path is only $3T_a$, where T_a is the delay of one adder due to the fact that we are using only adders/subtractors and shift operation to implement our VLSI architecture. As can be seen from Table 2, to implement the constant multipliers, we need only three adders and shift operations, with only one exception where there are four such adders.

Table 2. Representation of the constant multiplication coefficients used in the PEs.

Coefficient (C)	Approximate Fixed-Point Value (\hat{C})	$\log_2 C - \hat{C} $	Representation	Number of Adders/Subtractors
$\cos 8\alpha$	0.568359375	-11.73	$2^{-1} + 2^{-4} + 2^{-7} - 2^{-9}$	3
$\cos 16\alpha$	-0.355468750	-10.18	$-2^{-2} - 2^{-3} + 2^{-6} + 2^{-8}$	3
$\cos 24\alpha$	-0.970703125	-12.03	$-2^0 + 2^{-5} - 2^{-9}$	2
$\cos 32\alpha$	-0.748046875	-11.07	$-2^{-1} - 2^{-2} + 2^{-9}$	2
$\cos 40\alpha$	0.121093750	-10.81	$2^{-3} - 2^{-8}$	1
$\cos 48\alpha$	0.884765625	-10.50	$2^0 - 2^{-3} + 2^{-7} + 2^{-9}$	3
$\sin 4\alpha$	0.464843750	-13.02	$2^{-1} - 2^{-5} - 2^{-8}$	2
$\sin 8\alpha$	0.822265625	-10.44	$2^0 - 2^{-2} + 2^{-4} + 2^{-7} + 2^{-9}$	4
$\sin 12\alpha$	0.992187500	-10.91	$2^0 - 2^{-7}$	1
$\sin 16\alpha$	0.935546875	-10.88	$2^0 - 2^{-4} - 2^{-9}$	2
$\sin 20\alpha$	0.664062500	-10.06	$2^{-1} + 2^{-3} + 2^{-5} + 2^{-7}$	3
$\sin 24\alpha$	0.240234375	-10.09	$2^{-2} - 2^{-7} - 2^{-9}$	2

As a benefit of using the pipelining mechanism and a short critical path of only $3T_a$ stemming from the simple adder-only implementations of the constant multipliers, the proposed VLSI architecture offers high-speed performances, while maintaining a reduced hardware cost due to the low complexity of the multipliers. Furthermore, the described solution can accommodate with low overheads an effective integration of the obfuscation technique by using only six MUXs while maintaining the speed performances.

Additionally, both proposed solutions share the VLSI implementation benefits offered by cycle convolution and circular correlation topologies due to the regular and modular nature of these architectures, resulting in an efficient VLSI implementation while maintaining a low I/O cost.

5. Conclusions and Future Works

In this paper, an improvement of a previously reported systolic array algorithms for efficient VLSI implementations of the 1-D Modified Discrete Sine Transform (MDST) has been presented. Using the systolic array architectural paradigm and the proposed systolic array algorithms, low-complexity VLSI implementations of 1D MDST have been obtained. The new algorithms decompose the computation of the MDST into modular and regular computational structures called pseudo-circular correlations and pseudo-cycle convolutions that lead to efficient VLSI implementations. The second proposed algorithm can be used to further reduce the hardware complexity by replacing the general multipliers from the first one with multipliers with a constant that have a significantly reduced complexity. The resulting VLSI architecture can be used to obtain a low hardware complexity implementation with significantly higher speed performances, proving that the systolic array architectural paradigm can be used to overcome the area-speed-power tradeoff. Moreover, in both architectures, a cost-effective application of a hardware security technique can be achieved.

One future trend that we can mention here consists of the use of the systolic array architectural paradigm to obtain VLSI implementations for some other discrete transforms with a low hardware complexity while maintaining high speed performances at the same time.

Another future trend for our work consists in using the systolic array architecture to efficiently incorporate the hardware security techniques, particularly the obfuscation technique, in other discrete transforms.

Author Contributions: Conceptualization, D.F.C.; methodology, D.F.C. and A.C.; software, A.C.; validation, D.F.C. and A.C.; formal analysis, D.F.C. and A.C.; investigation, D.F.C. and A.C.; resources, D.F.C. and A.C.; writing, original draft preparation; writing, review and editing, D.F.C. and A.C.; visualization, D.F.C.; project administration, D.F.C.; funding acquisition, D.F.C. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by a grant of the Romanian Ministry of Education and Research, CNCS—UEFISCDI, project number PCE 172/2021 (PN-III-P4-ID-PCE2020-0713), within PNCDI III.

Institutional Review Board Statement: Not Applicable.

Informed Consent Statement: Not Applicable.

Data Availability Statement: Not Applicable.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Aouedi, O.; Piamrat, K.; Parrein, B. Intelligent Traffic Management in Next-Generation Networks. *Future Internet* **2022**, *14*, 44. [\[CrossRef\]](#)
2. Klink, J. A Method of Codec Comparison and Selection for Good Quality Video Transmission over Limited-Bandwidth Networks. *Sensors* **2021**, *21*, 4589. [\[CrossRef\]](#)
3. Tanseer, I.; Kanwal, N.; Asghar, M.N.; Iqbal, A.; Tanseer, F.; Fleury, M. Real-Time, Content-Based Communication Load Reduction in the Internet of Multimedia Things. *Appl. Sci.* **2020**, *10*, 1152. [\[CrossRef\]](#)
4. Zikria, Y.B.; Afzal, M.K.; Kim, S.W. Internet of Multimedia Things (IoMT): Opportunities, Challenges and Solutions. *Sensors* **2020**, *20*, 2334. [\[CrossRef\]](#)
5. Princen, J.; Bradley, A. Analysis/Synthesis Filter Bank Design Based on Time Domain Aliasing Cancellation. *IEEE Trans. Acoust. Speech Signal Process.* **1986**, *34*, 1153–1161. [\[CrossRef\]](#)
6. Malvar, H.S. Lapped Transforms for Efficient Transform/Subband Coding. *IEEE Trans. Acoust. Speech Signal Process.* **1990**, *38*, 969–978. [\[CrossRef\]](#)
7. Chen, C.-H.; Liu, B.-D.; Yang, J.-F. Recursive Architectures for Realizing Modified Discrete Cosine Transform and Its Inverse. *IEEE Trans. Circuits Syst. II Analog. Digit. Signal Process.* **2003**, *50*, 38–45. [\[CrossRef\]](#)
8. Dai, X.; Wagh, M.D. Fast Algorithm for Modulated Complex Lapped Transform. *IEEE Signal Process. Lett.* **2009**, *16*, 30–33. [\[CrossRef\]](#)
9. Lei, S.-F.; Lai, S.-C.; Cheng, P.-Y.; Luo, C.-H. Low Complexity and Fast Computation for Recursive MDCT and IMDCT Algorithms. *IEEE Trans. Circuits Syst. II Express Briefs* **2010**, *57*, 571–575. [\[CrossRef\]](#)
10. Lai, S.-C.; Yeh, Y.-P.; Tseng, W.-C.; Lei, S.-F. Low-Cost and High-Accuracy Design of Fast Recursive MDCT/MDST/IMDCT/IMDST Algorithms and Their Realization. *IEEE Trans. Circuits Syst. II Express Briefs* **2012**, *59*, 65–69. [\[CrossRef\]](#)
11. Britanak, V.; Rao, K.R. An Efficient Implementation of the Forward and Inverse MDCT in MPEG Audio Coding. *IEEE Signal Process. Lett.* **2001**, *8*, 48–51. [\[CrossRef\]](#)
12. Lee, S.-W. Improved Algorithm for Efficient Computation of the Forward and Backward MDCT in MPEG Audio Coder. *IEEE Trans. Circuits Syst. II Analog Digit. Signal Process.* **2001**, *48*, 990–994. [\[CrossRef\]](#)
13. Nikolajevic, V.; Fettweis, G. Improved Implementation of MDCT in MP3 Audio Coding. In Proceedings of the APCC/MDMC'04. The 2004 Joint Conference of the 10th Asia-Pacific Conference on Communications and the 5th International Symposium on Multi-Dimensional Mobile Communications Proceeding, Beijing, China, 29 August–1 September 2004; Volume 1, pp. 309–312.
14. Britanak, V. New Universal Rotation-Based Fast Computational Structures for an Efficient Implementation of the DCT-IV/DST-IV and Analysis/Synthesis MDCT/MDST Filter Banks. *Signal Process.* **2009**, *89*, 2213–2232. [\[CrossRef\]](#)
15. Pan, C.; Lv, Z.; Hua, X.; Li, H. The Algorithm and Structure for Digital Normalized Cross-Correlation by Using First-Order Moment. *Sensors* **2020**, *20*, 1353. [\[CrossRef\]](#)
16. Gookyi, D.A.N.; Lee, E.; Kim, K.; Jang, S.-J.; Lee, S.-S. Deep Learning Accelerators' Configuration Space Exploration Effect on Performance and Resource Utilization: A Gemmini Case Study. *Sensors* **2023**, *23*, 2380. [\[CrossRef\]](#)
17. Adiono, T.; Meliolla, G.; Setiawan, E.; Harimurti, S. Design of Neural Network Architecture Using Systolic Array Implemented in Verilog Code. In Proceedings of the 2018 International Symposium on Electronics and Smart Devices (ISESD), Bandung, Indonesia, 23–24 October 2018; pp. 1–4.
18. Bagavathi, C.; Saraniya, O. Chapter 13—Evolutionary Mapping Techniques for Systolic Computing System. In *Deep Learning and Parallel Computing Environment for Bioengineering Systems*; Sangaiah, A.K., Ed.; Academic Press: Cambridge, MA, USA, 2019; pp. 207–223, ISBN 978-0-12-816718-2.
19. Zunin, V.V.; Romanova, I.I. Parameterized Computing Module Generator Based on a Systolic Array. In Proceedings of the 2022 IEEE International Conference on Industry 4.0, Artificial Intelligence, and Communications Technology (IAICT), Bali, Indonesia, 28–30 July 2022; pp. 217–220.
20. Lee, J.; Jeong, D.; Lee, S.; Lee, M.; Lee, W.; Jung, Y. FPGA Implementation of the Chirp-Scaling Algorithm for Real-Time Synthetic Aperture Radar Imaging. *Sensors* **2023**, *23*, 959. [\[CrossRef\]](#)
21. White, S.A. Applications of Distributed Arithmetic to Digital Signal Processing: A Tutorial Review. *IEEE ASSP Mag.* **1989**, *6*, 4–19. [\[CrossRef\]](#)
22. Kung, H.-T. Why Systolic Architectures? *Computer* **1982**, *15*, 37–46. [\[CrossRef\]](#)
23. Cheng, C.; Parhi, K.K. Hardware Efficient Fast DCT Based on Novel Cyclic Convolution Structures. *IEEE Trans. Signal Process.* **2006**, *54*, 4419–4434. [\[CrossRef\]](#)

24. Meher, P.K. Systolic Designs for DCT Using a Low-Complexity Concurrent Convolutional Formulation. *IEEE Trans. Circuits Syst. Video Technol.* **2006**, *16*, 1041–1050. [[CrossRef](#)]
25. Chiper, D.-F.; Swamy, M.N.S.; Ahmad, M.O. An Efficient Unified Framework for Implementation of a Prime-Length DCT/IDCT With High Throughput. *IEEE Trans. Signal Process.* **2007**, *55*, 2925–2936. [[CrossRef](#)]
26. Chiper, D.F. A Novel VLSI DHT Algorithm for a Highly Modular and Parallel Architecture. *IEEE Trans. Circuits Syst. II Express Briefs* **2013**, *60*, 282–286. [[CrossRef](#)]
27. Xie, J.; Meher, P.K.; He, J. Hardware-Efficient Realization of Prime-Length DCT Based on Distributed Arithmetic. *IEEE Trans. Comput.* **2013**, *62*, 1170–1178. [[CrossRef](#)]
28. Kung, S.Y. *VLSI Array Processors*; Prentice Hall: Hoboken, NJ, USA, 1988; ISBN 978-0-13-942749-7.
29. Chiper, D.F.; Cotorobai, L.-T. A Low Complexity Algorithm for the VLSI Implementation of DST Based on Band-Correlation Structures. In Proceedings of the 2019 International Symposium on Signals, Circuits and Systems (ISSCS), Iasi, Romania, 11–12 July 2019; pp. 1–4.
30. Chiper, D.F.; Cotorobai, L.-T. A New Approach for a Unified Architecture for Type IV DCT/DST with an Efficient Incorporation of Obfuscation Technique. *Electronics* **2021**, *10*, 1656. [[CrossRef](#)]
31. Chiper, D.F.; Cracan, A. A New VLSI Algorithm for a VLSI Implementation of MDST Using Obfuscation Technique. In Proceedings of the 2022 International Symposium on Electronics and Telecommunications (ISETC), Timisoara, Romania, 10–11 November 2022; pp. 1–4.
32. Jen, C.-W.; Hsu, H.-Y. The Design of a Systolic Array with Tags Input. In Proceedings of the 1988 IEEE International Symposium on Circuits and Systems (ISCAS), Espoo, Finland, 7–9 June 1988; Volume 3, pp. 2263–2266.
33. Chiper, D.F.; Cracan, A. An Efficient Algorithm and Architecture for the VLSI Implementation of Integer DCT That Allows an Efficient Incorporation of the Hardware Security with a Low Overhead. *Appl. Sci.* **2023**, *13*, 6927. [[CrossRef](#)]

Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.